## Errata

Title \& Document Type: 83592A RF Plug-In Operating and Service Manual

Manual Part Number: 83592-90074

Revision Date: August 1987

## HP References in this Manual

This manual may contain references to HP or Hewlett-Packard. Please note that HewlettPackard's former test and measurement, semiconductor products and chemical analysis businesses are now part of Agilent Technologies. We have made no changes to this manual copy. The HP XXXX referred to in this document is now the Agilent XXXX. For example, model number HP8648A is now model number Agilent 8648A.

## About this Manual

We've added this manual to the Agilent website in an effort to help you support your product. This manual provides the best information we could find. It may be incomplete or contain dated information, and the scan quality may not be ideal. If we find a better copy in the future, we will add it to the Agilent website.

## Support for Your Product

Agilent no longer sells or supports this product. You will find any other available product information on the Agilent Test \& Measurement website:
www.tm.agilent.com
Search for the model number of this product, and the resulting product page will guide you to any available information. Our service centers may be able to perform calibration if no repair parts are needed, but no other support from Agilent is available.

## Agilent Technologies

# HP 83592A RF PLUG-IN 0.01 to 20.0 GHz 



## HP 83592A <br> RF PLUG-IN (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in having serial number prefix 2718A.

For instruments with serial numbers 2645A and below, refer to Section 7 (Manual Backdatıng).

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1.
©Copyright HEWLETT-PACKARD COMPANY 1987

1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95401 U.S.A.

# TABLE OF CONTENTS HP 83592A RF Plug-In 

Section 1. GENERAL INFORMATION
Introduction ..... 1-1
Specifications ..... 1-1
Safety Consideratıons ..... 1-6
Safety Symbols ..... 1-6
Instruments Covered by this Manual ..... 1-7
Ordering Manual/Microfiche ..... $1-7$
Descriptıon ..... 1-8
Options ..... 1-8
Equipment Required But Not Supplied ..... 1-8
Equipment Available ..... 1-9
Recommended Test Equipment ..... 1-9
Section 2. INSTALLATION
Introduction ..... 2-1
Initial Inspection ..... 2-1
Preparation for Use ..... 2-1
Power Requirements ..... 2-1
Configuration Switch ..... 2-2
Interconnections ..... 2-2
Matıng Connectors ..... 2-2
Operating Environment ..... 2-3
Installation Instructions ..... 2-3
Storage and Shipment ..... 2-3
Environment ..... 2-3
Packaging ..... 2-4
Returning Instrument for Service ..... 2-4
Section 3. OPERATION
Introduction ..... 3-1
Operating Characteristics ..... 3-2
Bandswitching ..... 3-2
Frequency Resolution ..... 3-3
Input Resolution ..... 3-3
Display Resolution ..... 3-4
Front Panel Features ..... 3-5
Rear Panel Features ..... 3-7
Operating Instructions ..... 3-8
RF Plug-in Configuration Switch ..... 3-8
Frequency Reference Selection Switch ..... 3-10
Operator's Checks ..... 3-10
Millimeter-Wave Application ..... 3-11
Front Panel Frequency Calibration ..... 3-12
RF Output Power Peaking ..... 3-13
Internal Leveling ..... 3-14
External Crystal Detector Leveling ..... 3-14
External Power Meter Leveling ..... 3-16
External FM ..... 3-17
External AM ..... 3-17
Pulse Modulation ..... 3-17
Amplitude Modulation ..... $3-17$
RF Power Control ..... 3-18
Power Level ..... 3-18
Power Sweep ..... 3-18
Slope ..... 3-18
Option 002 - Attenuator ..... 3-19
Alternate Sweep Mode ..... 3-19
HP-IB ..... 3-19
Firmware Revision Number ..... 3-20
Phase-Lock Operation ..... 3-20
Operator's Maintenance ..... 3-22
Plug-In Error Codes ..... 3-22
Fuses ..... 3-22
Blue Service Tags ..... 3-22
Section 4. PERFORMANCE TESTS
Introduction ..... 4-1
Equipment Required ..... 4-1
Operation Verification ..... 4-1
Test Records ..... 4-1
Related Adjustments ..... 4-2
Test Sequence ..... 4-2
Calibration Cycle ..... 4-2
4-1. Frequency Range and Accuracy Test ..... 4-3
4-1A. Alternate Swept Frequency and Marker Accuracy Test ..... 4-6
4-2. Output Amplitude Test ..... 4-8
4-3. Frequency Stability Test ..... 4-12
4-4. Residual FM Test ..... 4-15
4-4A. Alternate Residual FM Test ..... 4-17
4-5. Spurious Signal Test ..... 4-19
4-6. External Frequency Modulation Test ..... 4-21
4-7. Square-Wave On/Off Ratio and Symmetry Test ..... 4-25
4-8. Step Aftenuator Accuracy (Option 002) Test ..... 4-27
Section 5. ADJUSTMENTS
Introduction ..... 5-1
Safety Considerations ..... 5-1
Equipment Required ..... 5-1
Related Adjustments ..... 5-2
Adjustment Procedure ..... 5-2
5-1. - 10 Volt Reference on A8 YO Driver ..... 5-6
5-2. Sweep Control Adjustments ..... 5-7
5-3. YO and SYTM DAC Calibration ..... 5-12
5-4. Preliminary Frequency Accuracy ..... 5-16
5-5. YO Retrace Compensation ..... 5-19
5-6. YO Delay Compensation ..... 5-22
5-7. Slow Sweep STYM and YO Tracking ..... 5-25
5-8. SRD Bias ..... 5-30
5-9. STYM Delay Compensation ..... 5-36
5-10. Band Overlap ..... 5-39
$5-11$. Frequency Reference $1 \mathrm{~V} / \mathrm{GHz}$ Output ..... 5-42
5-12. ALC Adjustment ..... 5-45
5-13. Power Calibration ..... 5-49
5-14. Internal Leveled Flatness ..... 5-52
5-15. Squarewave Symmetry Adjustment ..... 5-57
5-16. ALC Gain Adjustment ..... 5-60
5-17. Powersweep ..... 5-63
5-18. FM Driver ..... 5-66
Section 6. REPLACEABLE PARTS
Introduction ..... 6-1
Two-Year Warranty and Restored Exchange Parts ..... 6-1
Abbreviations ..... 6-1
Replaceable Parts List ..... 6-1
lilustrations ..... 6-2
Ordering Information ..... 6-2
Spare Parts Kit ..... 6-2
Section 7. MANUAL BACKDATING
Introduction ..... 7-1
Section 8. SERVICE
Introduction ..... 8-1
Service Information ..... 8-1
Schematic Diagram Notes ..... 8-1
Mnemonics ..... 8-2
Service Aids ..... 8-2
Troubleshooting ..... 8-7
Self-Test ..... 8-7
Operator-Initiated Tests ..... 8-8
Hexadecimal ..... 8-11
Recommended Test Equipment ..... 8-12
Repair ..... 8-12
Module Exchange Program ..... 8-12
Replacing YO A13, SYTM A12,
YO Driver A8, or STYM Driver A7 ..... 8-12
Rear Panel Connector Replacement ..... 8-12
After-Service Product Safety Checks ..... 8-12
HP 83592A Overall Troubleshooting ..... 8-15
Introduction ..... 8-15
Determining the Problem ..... 8-15
Error Codes ..... 8-16
Digital Control/Front Panel ..... 8-17
Frequency Control ..... 8-17
Power Control ..... 8-18
RF Section ..... 8-19
HP 83592A RF Plug-in Overall
Block Diagram Description ..... 8-21
Introduction ..... 8-21
Functional Block Diagram Description ..... 8-21
Detalled Block Diagram Description ..... 8-23
Digital Control/Front Panel ..... 8-23
Frequency Control ..... 8-25
ALC/Power Control ..... 8-28
RF Section ..... 8-29
Troubleshooting the A1 Front Panel and
A2 Front Panel Interface Assemblies ..... 8-35
Introduction ..... 8-35
Error Codes ..... 8-35
Digital Display ..... 8-35
Annunciators ..... 8-37
Keyboard ..... 8-38
Rotary Pulse Generator (RPG) ..... 8-40
Analog Circuitry ..... 8-41
RF Power Control Latch ..... 8-42
Miscellaneous ..... 8-43
A1 Front Panel and A2 Front Panel Interface, Circuit Description ..... 8-45
General ..... 8-45
Keyboard ..... 8-45
Power Display ..... 8-45
Unleveled Annunciator Driver ..... 8-46
LED Annunciator Latch ..... 8-46
RF Power Control Latch A2, Block C ..... 8-46
$1 \mathrm{~V} / 05 \mathrm{~V} / \mathrm{GHz}$ ..... 8-46
Troubleshooting the A3 Digital Interface Assembly ..... $8-57$
Introduction ..... 8-57
General Troubleshooting ..... 8-57
RF Plug-In Self Test ..... 8-58
Error Code E001 ..... 8-59
Other Error Codes ..... 8-60
No Error Code ..... 8-61
Address Decoder ..... 8-62
Plug-In Interface ..... 8-63
Interrupt Timer/PIA ..... 8-63
A3 Digital Interface, Circuit Description ..... 8.65
General ..... 8-65
Sweep Oscillator Interface, Block A ..... 8-65
Address Decoder, Block B ..... 8-65
ROM, Block C ..... 8-67
200 kHz Clock, Block D ..... 8-67
Interrupt Control/Configuration Switch, Block E ..... 8.67
RF Plug-In Interface, Block F ..... 8.67
Troubleshooting the A4 ALC Assembly ..... 8-77
Introduction ..... 8-77
Troubleshooting Symptoms ..... 8-77
Troubleshooting Procedures ..... 8-82
A4 ALC (Automatic Leveling Control) Assembly, Circuit Description ..... 8-93
Introduction ..... 8.93
General ..... 8-93
Address Decoder and Control Latches, Block A ..... $8-93$
Detector Inputs and Selection Switches, Block B ..... $8-93$
Sample and Hold Driver, Block K ..... 8-94
Input Sample and Hold, Block E ..... 8-94
Power Meter Log Amplifier, Block F ..... $8-94$
Log Amplifier, Block G ..... 8.95
Power Level Reference, Block C
Power Level Summing, Block H ..... 8-95
Error, Sample and Hold, Block I ..... 8-96
Log Amplifier Selector, Block J ..... 8-96
Main ALC Amplifier, Block L
Unlevel Signal Block M ..... 8-96
Pin Mod 0 Driver, Block $O$
Pin Mod 1 Driver, Block N ..... 8-97
Troubleshooting the A5 FM Driver Assembly ..... 8-107
Introduction ..... 8-107
YO/SYTM Main Coil FM Driver and
YO FM Coil Driver Troubleshooting ..... 8-107
FM Configuration Control Circuits Troubleshooting ..... 8-111
Power Sweep/ALC Adjustments
Troubleshooting ..... 8-113
A5 FM Driver, Circuit Description ..... 8-115
General ..... 8-115
YO and SYTM Main Coil FM Drivers,
Blocks C, D, and H ..... 8-115
YO FM Coil Driver, Blocks E, F, and I ..... 8-116
Address Decoder, Block A ..... 8-117
Control Latches, Block C ..... 8-117
ALC Flatness Adjustments, Block I ..... 8-118
Power Sweep, Block H ..... 8-118
Section 8. SERVICE (Cont'd)
Troubleshooting the A6
Sweep Control Assembly ..... 8-127
Introduction ..... 8-127
Buffered Tuning Voltage ..... 8-127
Interrupt Control ..... 8-130
Digital Control ..... 8-131
SRD and Pin Diode Bias ..... 8-133
Pulse Modulation ..... 8-133
A6 Sweep Control, Circuit Description ..... 8-135
General ..... 8-135
Address Decoder, Block A ..... 8-135
Data Latches and Output Data Buffer, Block D ..... 8-135
Tuning Voltage Buffer Amplifier, Block B ..... 8-135
Bandswitch DAC, Block C ..... 8-136
Varıable Gain Amplifier, Block E ..... 8-136
Single Band Switching, Block G ..... 8-136
Bandswitch Comparator, Block F ..... 8-136
Sweep Control/Interrupt Logic, Block H ..... 8-137
SRD and Pin Diode Bias, Block I ..... 8-138
Pulse Modulation, Block J ..... 8-139
Troubleshooting the A7 SYTM Driver/
A9 Reference Resistor Assemblies ..... 8-147
Introduction ..... 8-147
General ..... 8-147
Sweep Circuitry ..... 8-147
Delay Compensation ..... 8-150
SYTM Drive Circuits ..... 8-152
Digital Control ..... 8-152
A7 SYTM Driver/A9 Reference Resistor,
Circuit Description ..... 8-155
General ..... 8-155
Address Decoder and Data Latch, Block A ..... 8-155
Scaled Voltage Tune DAC, Block B Offset DAC, Block C ..... 8-155
Delay Compensation, Block E ..... 8-156
+20V Tracking, Block F ..... 8-157
Summing Amplifier, Block G ..... 8-157
Frequency Cal Switches/
Output Data Buffers, Block D ..... 8-158
SYTM Coil Current Source, Block H ..... 8-158
Troubleshooting the A8 YO Driver/
A9 Reference Resistor Assemblies ..... 8-169
Introduction ..... 8-169
General ..... 8-169
Sweep Circuitry ..... 8-169
Delay Compensation ..... 8-172
YO Drive Circuits ..... 8-174
Digital Contro ..... 8-174
-10V Reference ..... 8-176
5V Regulator ..... 8-176
CW Filter ..... 8-176
A8 YO Driver/A9 Reference Resistor, Circuit Description ..... 8-177
General ..... 8-77
Address Decoder and Data Latch, Block A ..... 8-177
Scaled Voltage Tune DAC, Block B Offset DAC, Block C ..... 8-177
Delay Compensatıon, Block E ..... 8-178
+20 V Tracking, Block F ..... 8-179
Summing Amplifier, Block G ..... 8-179
-10V Reference, Block H ..... 8-180
Frequency Cal Switches/ Output Data Buffers, Block D ..... 8-180
YO Coil Current Source, Block I
YO Coll Current Drıver, A9, Block K ..... 8-180
+5 V Regulator A9 Block L ..... 8-181
Troubleshooting the RF Section ..... 8-19
Introduction ..... 8-191
Failure Symptoms ..... 8-192
No RF Power - All Bands ..... 8-192
No RF Power - Band 0 ..... 8-193
No RF Power - Bands 1 through 3 ..... 8-193
Maximum RF Unleveled Power - All Bands ..... 8-193
Maximum RF Unleveled Power - Band 0 ..... 8-194
Maximum RF Unleveled Power -
Bands 1 through 3 ..... 8-194
Harmonic Distortion - All Bands ..... 8-194
Harmonic Distortion - Band 0 ..... 8-194
Harmonic Distortion - Bands 1 through 3 ..... 8-195
Spurious Distortion - Band 0 ..... 8-195
Power Drop-outs - Any Band ..... 8-195
Power Hole - Any Band ..... 8-195
DC Bias at RF Output ..... 8-195
Microcircuit Verification by Assembly ..... 8-196
RF Section, Circuit Description ..... 8-199
Introduction ..... 8-199
Bands 0 through 3 ..... 8-199
Band 0 ..... 8-200
Bands 1 through 3 ..... 8-20
Bands 0 through 3 ..... 8-201

## SAFETY CONSIDERATIONS

## GENERAL

This product and related documentation must be reviewed for familiarization with safety markings and instructions before operation. This product has been designed and tested in accordance with international standards.

## SAFETY SYMBOLS



Instruction manual symbol: the product will be marked with this symbol when it is necessary for the user to refer to the instruction manual (refer to Table of Contents).

Indicates hazardous voltages.


## WARNING

CAUTION CAUYION

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a CAUTION sign until the indicated conditions are fully understood and met.

## BEFORE APPLYING POWER

Verify that the product is configured to match the avalable main powe- source per the input power configuration instructions provided in this manual.

If this product is to be energized via an autotransformer make sure the common terminal is connected to the neutral (grounded side of the mains supply).

## SERVICING

## WARNING

Any servicing, adjustment, maintenance, or repair of this product must be performed only by qualified personnel.

Adjustments described in this manual may be performed with power supplied to the product while protective covers are removed. Energy available at many points may, if contacted, result in personal injury.

Capacitors inside this product may still be charged even when disconnected from their power source

To avoid a fire hazard, only fuses with the required current rating and of the spesified type (ncrmal blow, time delay, etc.) are to be used for replacement.


Figure 1-1. HP 83592A RF Plug-in

## Section 1. General Information

## INTRODUCTION

This manual contains the information required to install, operate, test, adjust, and service the HewlettPackard 83592A RF plug-in, shown in Figure 1-1. This manual is divided into eight major sections:

SECTION 1, GENERAL INFORMATION. This section contains:

- A brief description of the instrument
- Safety considerations
- Specifications
- Supplemental characteristics
- Instrument identification
- Options available
- Accessories available
- Recommended test equipment

SECTION 2, INSTALLATION. This section contains:

- Initial inspection
- Preparation for use
- Storage
- Shipment

SECTION 3, OPERATION. This section contains:

- RF plug-in configuration switch settings
- Frequency reference selection switch settings
- Frequency resolution characteristics in CW and swept frequency modes
- Crystal and power meter leveling instructions
- Front and rear panel features
- Error codes

SECTION 4, PERFORMANCE TESTS. This section contains procedures to verify published HP 83592A specifications.

SECTION 5, ADJUSTMENTS. This section contains procedures to adjust and align the HP 83592A after repair, or if the instrument fails a performance test.

SECTION 6, REPLACEABLE PARTS. This section contains information required to order all replaceable parts and assemblies.
SECTION 7, MANUAL BACKDATING. This section contains information on earlier shipment configurations.

SECTION 8, SERVICE. This section contains:

- Overall instrument block diagram
- Troubleshooting and repair procedures
- Information on each assembly within the instrument


## SPECIFICATIONS

Instrument specifications are listed in Table 1-1. These specifications are the performance standards or limits against which the instrument is tested. Table 1-2 lists supplemental performance characteristics, which are not specifications, but are intended to provide additional information useful to your application by giving typical (but not warranted) performance parameters.

Table 1-1. Specifications for HP 83592A Installed in HP 8350 (1 of 2)

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{FREQUENCY \({ }^{1}\)} \\
\hline \multirow{2}{*}{Specification} \& \multicolumn{6}{|c|}{Frequency Bands (GHz)} \\
\hline \& 0.01 to 2.4 \& 2.4 to 7.0 \& \& \& 13.5 \& 0.01 to 20.0 \\
\hline \begin{tabular}{l}
Accuracy \(\left(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) \\
CW Mode \\
All Sweep Modes (Sweep time >100 ms) \\
Frequency Markers (Sweep time \(\geq 100 \mathrm{~ms}\) )
\end{tabular} \& \[
\begin{gathered}
\pm 5 \mathrm{MHz}^{2} \\
\pm 15 \mathrm{MHz}^{2} \\
\\
\pm 15 \mathrm{MHz}^{2} \\
\pm .5 \% \text { of }
\end{gathered}
\]
sweep width \& \begin{tabular}{l}
\[
\begin{gathered}
\pm 5 \mathrm{MHz} \\
\pm 20 \mathrm{MHz}
\end{gathered}
\]
\[
\begin{gathered}
\pm 20 \mathrm{MHz} \\
\pm .5 \% \text { of }
\end{gathered}
\] \\
sweep width
\end{tabular} \& \& \& \[
\begin{gathered}
\pm 16 \\
\pm 3 \\
\pm 30 \\
\pm \\
\text { swee }
\end{gathered}
\] \& \begin{tabular}{l}
\[
\begin{aligned}
\& \pm 50 \mathrm{MHz}^{2} \\
\& \pm 50 \mathrm{MHz}^{2} \\
\& \pm .5 \% \text { of }
\end{aligned}
\] \\
sweep width
\end{tabular} \\
\hline \multicolumn{7}{|c|}{POWER OUTPUT} \\
\hline \multirow{2}{*}{Specification} \& \multicolumn{6}{|c|}{Frequency Bands (GHz)} \\
\hline \& 0.01 to 2.4 \& \multicolumn{2}{|l|}{2.4 to 7.0} \& \multicolumn{2}{|l|}{7.0 to 13.5} \& 13.5 to 20.0 \\
\hline \begin{tabular}{l}
Maximum Leveled Output Power \({ }^{3,4,5}\) ( \(25^{\circ} \mathrm{C}\) ) \\
With Option 002 \\
Power Level Accuracy \({ }^{6}\) \\
(internally leveled) \\
With Option \(002^{7}\) \\
(at 0 dB attenuator step) \\
Power Sweep Frequency Bands (GHz) \({ }^{8}\) Calibrated Range \({ }^{9}\) \\
With Option 002
\end{tabular} \& \[
\begin{aligned}
\& +10 \mathrm{dBm} \\
\& +10 \mathrm{dBm} \\
\& < \pm 15 \mathrm{~dB} \\
\& < \pm 1.7 \mathrm{~dB} \\
\& \\
\& >15 \mathrm{~dB} \\
\& >14 \mathrm{~dB}
\end{aligned}
\] \& +10 d
+8.5 d
\(< \pm 13\)
\(< \pm 1.5\)

$>15 \mathrm{~d}$
$>13 \mathrm{~d}$ \& \& +1
+8
$< \pm$
$< \pm$
$>$
$>$ \& dBm
dBm
.3 dB
5 dB

dB

dB \& $$
\begin{aligned}
& +10 \mathrm{dBm} \\
& +7 \mathrm{dBm} \\
& < \pm 1.4 \mathrm{~dB} \\
& < \pm 1.6 \mathrm{~dB} \\
& >15 \mathrm{~dB} \\
& >12 \mathrm{~dB}
\end{aligned}
$$ <br>

\hline \multicolumn{7}{|c|}{POWER VARIATION (at specified Maximum Leveled Power or below)} <br>
\hline \multirow{2}{*}{Specification} \& \multicolumn{6}{|c|}{Frequency Bands (GHz)} <br>
\hline \& 0.01 to 2.4 \& \multicolumn{2}{|l|}{2.4 to 7.0} \& \multicolumn{2}{|l|}{7.0 to 13.5} \& 13.5 to 20.0 <br>
\hline Internally Leveled \& $\pm 0.9 \mathrm{~dB}$ \& \multicolumn{2}{|l|}{$\pm 0.7 \mathrm{~dB}$} \& \multicolumn{2}{|l|}{$\pm 0.7 \mathrm{~dB}$} \& $\pm 0.8 \mathrm{~dB}$ <br>
\hline \multicolumn{7}{|c|}{FREQUENCY STABILITY} <br>

\hline | With 10 dB Power Level Change |
| :--- |
| With 3:1 Load SWR |
| Residual FM, Peak |
| ( 20 Hz to 15 kHz bandwidth) |
| (CW Mode with CW Filter) |
| Spurious Signals at specified maximum leveled power |
| Harmonics (in dB below carrier) |
| Non-Harmonics | \& \[

$$
\begin{gathered}
\pm 200 \mathrm{kHz} \\
\pm 100 \mathrm{kHz} \\
<5 \mathrm{kHz}
\end{gathered}
$$
\] \& $\pm 200 \mathrm{k}$

$\pm 100 \mathrm{k}$
$<5 \mathrm{kH}$

$>25$ \& \& $\pm 400$
$\pm 200$
$<7$ \& kHz
kHz
kHz

dB

dB \& $$
\begin{gathered}
\pm 600 \mathrm{kHz} \\
\pm 300 \mathrm{kHz} \\
<9 \mathrm{kHz}
\end{gathered}
$$

$$
\begin{aligned}
& >25 \mathrm{~dB} \\
& >50 \mathrm{~dB}
\end{aligned}
$$ <br>

\hline
\end{tabular}

Table 1-1. Specifications for HP 83592A Installed in HP 8350 (2 of 2)

## MODULATION ${ }^{1}$

## External FM

| Maximum Deviations for Modulation Frequencies |  |  |
| :--- | :---: | :---: |
| Modulation Frequencies | Cross-Over Coupled | Direct Coupled |
| DC to 100 Hz | $\pm 75 \mathrm{MHz}$ | $\pm 12 \mathrm{MHz}$ |
| 100 Hz to 1 MHz | $\pm 7 \mathrm{MHz}$ | $\pm 7 \mathrm{MHz}$ |
| 1 MHz to 2 MHz | $\pm 5 \mathrm{MHz}$ | $\pm 5 \mathrm{MHz}$ |
| 2 MHz to 10 MHz | $\pm 1 \mathrm{MHz}$ | $\pm 1 \mathrm{MHz}$ |

## External AM

Maxımum Input 15 V

## Internal AM

Selectable (by internal jumper in HP 8350) to 1 kHz or 27.8 kHz square wave modulation. The 27.8 kHz modulation allows operation with an HP 8756/57A Scalar Network Analyzer.
On/Off Ratio $\geq 30 \mathrm{~dB}$ below specified maximum leveled power
Symmetry: 40/60
Minimum Settable Power: -5 dBm
With Option 002:" -75 dBm
Attenuator Accuracy ( $\pm \mathrm{dB}$ referenced from the 0 dB setting):

| Frequency Range <br> $\mathbf{G H z}$ | Attenuator Setting (dB) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 20 | 30 | 40 | 50 | 60 | 70 |  |
| 0.01 to 12.4 | 0.6 | 0.7 | 0.9 | 1.8 | 2.0 | 22 | 2.3 |  |
| 12.4 to 18.0 | 0.7 | 0.9 | 1.2 | 2.0 | 2.3 | 25 | 2.8 |  |
| 18.0 to 20.0 | 0.9 | 1.5 | 2.5 | 3.0 | 3.2 | 33 | 3.5 |  |

## GENERAL SPECIFICATIONS ${ }^{1}$

Minimum Sweep Time (over full band): 25 ms
Minimum Sweep Time (over single band): 10 ms
Band Switch Points internal band switch points at approximately $2.4 \mathrm{GHz}, 70 \mathrm{GHz}$, and 13.5 GHz
RF Ouput Connector type-N female

[^0]Table 1-2. Supplemental Characteristics for HP 83592A Installed in HP 8350 (1 of 2)

| FREQUENCY CHARACTERISTICS ${ }^{1}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristic | Frequency Bands ( $\mathrm{GHz}^{\text {) }}$ |  |  |  |  |
|  | 0.01 to 2.4 | 2.4 to 7.0 | 7.0 to 13.5 | 13.5 to 20.0 | 0.01 to 20.0 |
| Accuracy $\left(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)$ <br> CW Mode <br> Manual Sweep <br> All Sweep Modes <br> (sweep time 10 ms to 100 ms ) <br> Sweep Mode Linearity ${ }^{3}$ <br> Stability with Temperature <br> With Time (in a 10 minute period after one hour warmup at the same frequency setting): | $\begin{gathered} \pm 2 \mathrm{MHz}^{2} \\ \leq 15 \mathrm{MHz} \\ \leq \pm 5 \mathrm{MHz} \\ \leq \pm 2 \mathrm{MHz} \\ \pm 200 \mathrm{kHz} /{ }^{\circ} \mathrm{C} \\ < \pm 100 \mathrm{kHz} \end{gathered}$ | $\begin{gathered} \pm 2 \mathrm{MHz} \\ \leq 30 \mathrm{MHz} \\ \leq \pm 6 \mathrm{MHz} \\ \leq \pm 2 \mathrm{MHz} \\ \pm 200 \mathrm{kHz} /{ }^{\circ} \mathrm{C} \\ < \pm 100 \mathrm{kHz} \end{gathered}$ | $\begin{gathered} \pm 3 \mathrm{MHz} \\ \leq 30 \mathrm{MHz} \\ \leq \pm 8 \mathrm{MHz} \\ \leq \pm 4 \mathrm{MHz} \\ \pm 400 \mathrm{kHz} /{ }^{\circ} \mathrm{C} \\ < \pm 200 \mathrm{kHz} \end{gathered}$ | $\begin{gathered} \pm 4 \mathrm{MHz} \\ \leq 30 \mathrm{MHz} \\ \leq \pm 10 \mathrm{MHz} \\ \leq \pm 6 \mathrm{MHz} \\ \pm 600 \mathrm{kHz} /{ }^{\circ} \mathrm{C} \\ < \pm 300 \mathrm{kHz} \end{gathered}$ | $\begin{aligned} & \leq 100 \mathrm{MHz} \\ & \leq \pm 35 \mathrm{MHz} \\ & \\ & \leq \pm 10 \mathrm{MHz} \\ & \pm 600 \mathrm{kHz} /{ }^{\circ} \mathrm{C} \\ & < \pm 300 \mathrm{kHz} \end{aligned}$ |
| OUTPUT CHARACTERISTICS ${ }^{1}$ |  |  |  |  |  |
| Power Output <br> Resolution (displayed): 0.1 dB <br> Resolution (power) $\pm 0.01 \mathrm{~dB}$ <br> Stability with Temperature (at specified maxımum leveled power): $\pm 0.1 \mathrm{~dB} /{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |
| POWER VARIATION (at specified maximum leveled power or below) |  |  |  |  |  |
| Characteristic | Frequency Bands (GHz) |  |  |  |  |
|  | 0.01 to 2.4 | 2.4 to 7 |  | 13.5 | 13.5 to 20.0 |
| Externally Leveled <br> Negative Crystal Detector ${ }^{4}$ <br> (Sweep time $>100 \mathrm{~ms}$ ) <br> Power Meter ${ }^{5}$ <br> Residual AM in $\mathbf{1 0 0} \mathbf{~ k H z}$ Bandwidth <br> (in dB below carrier and at specified maximum leveled power) <br> Spurious Signals <br> (in dB below carrier and at specified maximum leveled power) <br> Harmonics and Subharmonics <br> Non Harmonics <br> Output SWR (internally leveled) <br> With Option 002 | $\begin{aligned} & \pm 0.2 \mathrm{~dB} \\ & \pm 0.2 \mathrm{~dB} \\ & \geq 50 \mathrm{~dB} \end{aligned}$ $\begin{gathered} >35 \mathrm{~dB} \\ >40 \mathrm{~dB} \\ <1.9 \\ <2.1 \end{gathered}$ | $\begin{array}{r}  \pm 0.2 \mathrm{~d} \\ \pm 0.2 \mathrm{~d} \\ \geq 50 \mathrm{~d} \\ \\ \\ >40 \mathrm{~d} \\ >55 \mathrm{~d} \\ <1.9 \\ <2.1 \end{array}$ |  | 2 dB <br> 2 dB <br> dB <br> dB <br> dB <br> 1.9 <br> 2.1 | $\begin{aligned} & \pm 0.2 \mathrm{~dB} \\ & \pm 0.2 \mathrm{~dB} \\ & \geq 50 \mathrm{~dB} \end{aligned}$ $\begin{gathered} >35 \mathrm{~dB} \\ >55 \mathrm{~dB} \\ <1.9 \\ <2.1 \end{gathered}$ |

Table 1-2. Supplemental Characteristics for HP 8359A Installed in HP 8350 (2 of 2)
Impedance: 50 Ohms
Power Sweep ${ }^{6}$ :
Accuracy (including linearity)" $\pm 1.5 \mathrm{~dB}$
Resolution (displayed): 0.1 dB

## Slope Compensation ${ }^{6}$

Linearity typically $<0.2 \mathrm{~dB}$
Calibrated Range ${ }^{7}$ up to $5 \mathrm{~dB} / \mathrm{GHz}$; up to 15 dB for full sweep range
Resolution (displayed) $001 \mathrm{~dB} / \mathrm{GHz}$

## MODULATION CHARACTERISTICS ${ }^{1}$

## External AM

Frequency Response: 100 kHz
Input Impedance 10k Ohm
Range of Amplitude Control. 15 dB
Sensitivity: $1 \mathrm{~dB} / \mathrm{V}$
Pulse In
TTL compatible: logic high=RF on, logic low=RF off
0.01 to 20.0 GHz : Squarewave modulation up to 30 kHz (absolute error for HP 8756A/8757A compatibility from 1 to 2 dB )
0.01 to 2.5 GHz

Rise/Fall Time: typically 50 ns
Minimum Pulse Width:
Leveled: typically $5 \mu \mathrm{~s}$
Unleveled Power level set to $+20 \mathrm{dBm}: 200 \mathrm{~ns}$
2.5 to 20 GHz :

Rise/Fall Time: typically 10 ns
Minimum Pulse Width
Leveled: typically $1 \mu \mathrm{~s}$
Unleveled Power level set to +23 dBm :
Typically 100 ns

## External FM

Frequency Response ( DC to 2 MHz ) $\pm 3 \mathrm{~dB}$
Sensitivity (switch selectable) $-20 \mathrm{MHz} / \mathrm{N}$ (FM Mode) $-6 \mathrm{MHz} / \mathrm{V}$ (Phase-Lock Mode)
Input Impedance• 2000 Ohms nominal

## GENERAL CHARACTERISTICS

Frequency Reference Output: selectable $1 \mathrm{~V} / \mathrm{GHz} \pm 25 \mathrm{mV}(0.01$ to 18 GHz ) or $0.5 \mathrm{~V} / \mathrm{GHz} \pm 25 \mathrm{mV}(0.01$ to 20 GHz$)$ rear panel BNC output.
Auxiliary Output: rear panel 2.3 to 7 GHz fundamental oscillator output, nominally 0 dBm .
Weight: Net 6.0 kg ( 13.2 lb.$)$; Shıpping 9.2 kg ( 20 lb.$)$
Unless otherwise noted, all characteristics are at the RF OUTPUT connector and at $0^{\circ}$ to $55^{\circ} \mathrm{C}$
Accuracy when callbrated with the FREQ CAL adjustment
With respect to the SWEEP OUT voltage
Excludes coupler and detector variation. Crystal detector output should be between -10 mV and -350 mV at specified
maximum leveled power.
Use HP 432A/B/C, HP 436 A , or HP 438A Power Meters. Sweep time 100 seconds, typically $\geq 5$ seconds/GHz but not $\leq 10$
seconds.
Power Sweep and Slope Compensation must not exceed the specified Power Sweep calibrated range.
With Option 002, in power sweep or slope functions, power can exceed the attenuator step by the amount that the Power
Sweep calibrated range exceeds 10 dB (ı.e., if the calibrated range is 12 dB , power can exceed the attenuator step by 2 dB ). Sweep calibrated range exceeds 10 dB (ו.e., if the calibrated range is 12 dB , power can exceed the attenuator step by 2 dB ).

## SAFETY CONSIDERATIONS

Become familiar with all safety instructions in this manual before you use the HP 83592A RF plug-in. This product was designed and tested in accordance with international standards.

## Manufacturer's Declaration

NOTE
This is to certify that this product meets the radio frequency interference requirements of Directive FTZ 1046/1984. The German Bundespost has been notified that this equip. ment was put into circulation and has been granted the right to check the product type for compliance with these requirements.

Note: If test and measurement equipment is operated with unshielded cables and/or used for measurements on open set-ups, the user must insure that under these operating conditions, the radio frequency interference limits are met at the border of his premises.

Model HP 83592A

## NOTE

Hermit wird bescheinigt, dass dieses Gerät/ System in Übereınstimmung mit den Bestimmungen von Postverfügung 1046/84 funkentstört ist.

Der Deutschen Bundespost wurde das Inverkehrbringen dieses Gerätes/Systems angezeigt und die Berechtigung zur Überprưfung der Serie auf Einhaltung der Bestimmungen eingeräumt.

Zusatzinformation für Mess- und Testgeräte:
Werden Mess- und Testgeräte mit ungeschirmten Kabein und/oder in offenen Messaufbauten verwendet, so ist vom Betreiber sicherzustellen, dass die Funk-Entstörbestimmungen unter Betriebsbedingungen an seiner Grundstücksgrenze eingehalten werden.

## Safety Symbols

## WARNING

This indicates a personal hazard. WARNING calls attention to a procedure, practice, etc., that, if not performed correctly, can cause personal injury. Do not continue past a WARNING until you fully understand and meet the stated conditions.

## CAUTION

This indicates a mechanical or electrical hazard. CAUTION calls attention to an operating procedure, practice, etc., that, if not correctly performed or adhered to, can cause damage to (or destruction of) part or all of the instrument. Do not continue past a CAUTION until you fully understand and meet the stated conditions.

## INSTRUMENTS COVERED BY THIS MANUAL

Attached to the rear panel of the HP 83592A is a serial number plate (see Figure 1-2). The serial number is in two parts:

1. First four digits followed by a letter comprise the serial number prefix.

2 The last five digits form a sequential suffix, unique to each instrument.


Figure 1-2. Typical Serial Number Plate

The contents of this manual apply directly to instruments having the same serial number prefix as those insted on the title page, under SERIAL NUMBER.

An instrument manufactured after the printing of this manual may have a serial prefix that is not listed on the title page. An unlisted serial prefix indicates that the instrument is different from those documented in this manual. The manual for the instrument is supplied with a manual changes supplement that contains information documenting the differences.

In addition to change information, the supplement may contain replacement information that applies to all instruments, regardless of their serial number.

To keep this manual as current as possible, periodically request the latest manual changes supplement. The supplement for this manual is keyed to its print date and part number, which appear on the title page. Complimentary copies of the supplement are available from your local Hewlett-Packard office.

## ORDERING MANUAL/MICROFICHE

On the title page of this manual is a manual part number and a microfiche part number. Both can be used to order extra copies of this manual.

Microfiche are $10 \times 15 \mathrm{~cm}(4 \times 6 \mathrm{in})$ microfilm transparencies. Each microfiche contains reduced photocopies of the manual pages and the latest manual changes supplement.

The manual part number also appears on the back cover, in the lower left hand corner.

## DESCRIPTION

The HP 83592A is an RF plug-in designed to be used with the HP 8350 sweep oscillator. The HP 83592A covers the frequency range of 0.01 to 20.0 GHz either in a single 0.01 to 20 GHz sweep, or in four single bands:

Band 0: 0.1 to 2.4 GHz
Band 1: 2.3 to 7.0 GHz
Band 2: 6.9 to 13.5 GHz
Band 3: 13.4 to 20.0 GHz
HP 83592A maximum leveled power is +10 dBm from 0.01 to 20.0 GHz .

## OPTIONS

## Option 002 - 70 dB Attenuator

Option 002 instruments have a digitally controlled attenuator, positioned just before the RF output. Up to 70 dB of attenuation (in 10 dB steps) is automatically selected as required, to obtain the output power indicated on the HP 83592A.

## Option 004 - Rear Panel RF Output

On option 004 instruments, the type-N RF output connector and the BNC EXT/MTR ALC input connector are on the rear panel instead of the front panel.

## Option W30 - Extended Service

Option W30 adds two additional years of return-to-HP hardware support, to follow the first year of warranty. Option W30 can be ordered at the time of sale only. Instruments ordered with Option W30 are identified on the serial number label, or on a special identification label supplied with the instrument.

## Option 910 - Extra Operating and Service Manual

A standard instrument is supplied with one operating and service manual. Option 910 provides an additional operating and service manual. To order extra operating and service manuals after initial shipment, order by the manual part number listed on the title page and the rear cover of this manual.

## EQUIPMENT REQUIRED BUT NOT SUPPLIED

For a complete sweep oscillator unit, the HP 83592A RF plug-in must be installed in an HP 8350 sweep oscillator (see Section 2).

## EQUIPMENT AVAILABLE

## Service Accessories

A service accessory kit is available to facilitate servicing the HP 83592A and the HP 8350. For a complete list of available service accessories, see Table 1-3.

## Power Meters and Crystal Detectors

An HP 432A/B/C, 436A, or 438A power meter; or a negative polarity output crystal detector can be used to externally level the HP 83592A RF output. See Section 3 for detailed information.

## HP 8756A/8757A Scalar Network Analyzer

The HP 8350/83592A combination is compatible with the HP 8756A and 8757A scalar network analyzers.

## HP 8510A Vector Network Analyzer

The HP 8350/83592A combination is compatible with the HP 8510A vector network analyzer.

## Millimeter-Wave Source Modules

The HP 8350/83592A combination is compatible with the HP 83550 series millimeter-wave source modules, when used with an HP 8349B microwave amplifier.

## RECOMMENDED TEST EQUIPMENT

Table 1-4 lists the equipment required to test and adjust the HP 83592A. Other equipment may be substituted if it meets or exceeds the indicated critical specifications.

Table 1-3. Service Accessories Available

| Name | HP Part Number | Description |
| :---: | :---: | :---: |
| 44-pin printed circuit board extender <br> RF plug-in extender cables <br> Adjustment tool <br> Wrenches <br> Service cables <br> Adapters <br> Hex Balldriver <br> IC test clip | $\begin{gathered} 08350-60031^{*} \\ 08350-60034^{*} \\ 08350-60035^{*} \\ 8830-0024 \\ 08555-20097 \\ 8710-0946 \\ 8120-1578 \\ 1250-1743 \\ 1250-1750 \\ 1250-1404 \\ 1250-1158 \\ 1250-1744 \\ 1250-1745 \\ 1250-1748 \\ 1250-1749 \\ 8710-0523^{*} \\ 1400-0734^{*} \\ 1400-0979^{*} \\ 1400-1097^{*} \end{gathered}$ | Extends printed circuit boards <br> Extends RF plug-in Interface connector (P2) <br> Extends RF plug-in Power Supply Interface connector (P1) <br> Fits miniature adjustment slot on potentiometers <br> 5/16 inch slotted box/open end <br> 15/64 inch open end <br> 18 inch Coax with SMA (m) connector on each end <br> $3.5 \mathrm{~mm}(\mathrm{~m})$ to Type-N (m) <br> $3.5 \mathrm{~mm}(\mathrm{~m})$ to Type- $\mathrm{N}(\mathrm{f})$ <br> Type-N (f) to SMA (f) <br> SMA (f) to SMA (f) <br> 3.5 mm (f) to Type-N (m) <br> 3.5 mm (f) to Type-N (f) <br> $3.5 \mathrm{~mm}(\mathrm{~m})$ to $3.5 \mathrm{~mm}(\mathrm{~m})$ <br> 3.5 mm (f) to 3.5 mm (f) <br> Removes HP 8350 front panei hold down plate hex screws. <br> 16-pin IC test clip <br> 20-pin IC test clip <br> 40-pin IC test clip |
| *These tems are included in a Service Accessories Kit, HP Part No. 08350-60020 Also included is HP Part No. 08350-60031, 44-pin printed circuit board extender (2 each). |  |  |

Table 1-4. Recommended Test Equipment (1 of 2)

| Instrument | Critical Specifications | Recommended Model | Use* |
| :---: | :---: | :---: | :---: |
| Sweep Oscillator | No substitute | HP 8350 | P, A, T |
| Digital Voltmeter (DVM) | Range: -50 V to +50 V <br> Accuracy: $\pm 0.01 \%$ <br> Input Impedance: $\geqslant 10 \mathrm{M}$ Ohms Computing Math | HP 3456A | A, T |
| Scalar Network Analyzer | Capable of both modulated and unmodulated (AC/DC detection) Transmission Measurements Power Resolution: $\leq 0.25 \mathrm{~dB}$ | HP 8756A/57A | A, T |
| Detector | Compatible with Scalar Network Analyzer Frequency Range: 0.01 to 26.5 GHz Power Range: $-20+10 \mathrm{dBm}$ | HP 85025B | A |
| Oscilloscope Probe | 1:1 General Purpose Probe 10:1 Standard Divider | $\begin{aligned} & \text { HP 10009B } \\ & \text { HP 10016B } \end{aligned}$ | A |
| Frequency Counter | Frequency Range: 0.01 to 26.5 GHz Input Impedance: 50 Ohms Resolution: $\leqslant 1 \mathrm{MHz}$ | HP 5343A | P |

Table 1-4. Recommended Test Equipment (2 of 2)

| Instrument | Critical Specifications | Recommended Model | Use* |
| :---: | :---: | :---: | :---: |
| Spectrum Analyzer | Frequency Range: 0.01 to 265 GHz Residual FM: $<100 \mathrm{~Hz}$ | HP 8566B | P, A, T |
| Resistor | 1\%, 0.125W | HP Part No. 0757-0416 | A |
| Low Pass Filter | Cutoff Frequency: 6.8 GHz Impedance: 50 Ohms | HP 11684A | A |
| Function Generator | Frequency Range: 0.1 Hz to 10 MHz Sinewave and squarewave output Output Level: 10 V p-p into 50 Ohms Output Level Flatness: $\begin{aligned} & \leqslant \pm 3 \% \text { from } 10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} \\ & \leqslant \pm 10 \% \text { from } 100 \mathrm{kHz} \text { to } 10 \mathrm{MHz} \end{aligned}$ | HP 3325A | P, A, T |
| Power Meter | Power Range: +20 to -10 dBm | HP 436A | P, A, T |
| Power Splitter | Frequency Range 0.01 to 26.5 GHz Maximum Input Power: +27 dBm | HP 11667B | P, A |
| Power Sensor | Frequency Range 0.05 to 26.5 GHz Maximum SWR: 1.25:1 | HP 8485A | P, A, T |
| Crystal Detector | Frequency Response: 0.01 to 26.5 GHz Maximum Input Power: 200 mW | HP 8473C | P, A, T |
| Attenuator | Frequency Range: 0.01 to 26.5 GHz Maximum Input Power: +20 dBm Attenuation: $\begin{array}{r} 10 \mathrm{~dB} \pm 0.5 \mathrm{~dB} \\ 3 \mathrm{~dB} \pm 0.5 \mathrm{~dB} \\ 6 \mathrm{~dB} \pm 0.5 \mathrm{~dB} \\ 20 \mathrm{~dB} \pm 0.5 \mathrm{~dB} \end{array}$ | HP 8493C Option 010 HP 8493C Option 003 HP 8493C Option 006 HP 8493C Option 020 | P, A |
| 16 dB Coupler | Frequency Range: 0.01 to 26.5 GHz <br> Nominal Coupling: $\geq 22 \mathrm{~dB}$ <br> Maximum Coupling Varıation: $\pm 1 \mathrm{~dB}$ Minimum Directivity: 26 dB | HP Part No. 0955-0125 |  |
| Oscilloscope | Dual Channel <br> Bandwidth: DC to 100 MHz <br> Vertical Sensitivity: $\leqslant 5 \mathrm{~m}$ V/DIV <br> Horizontal Sweep Range $\leqslant 0.1 \mu$ S/DIV <br> External Sweep Capability | HP 1741A | P, A, T |
| Step Attenuator | Frequency Range: 0.01 to 26.5 GHz Incremental Attenuation: 0 to 70 dB in 10 dB steps Calibration Accuracy: $\leq \pm 0.1$ at all steps | HP 8495D Option 890 | P |
| Short | Frequency Range: 0.01 to 26.5 GHz Impedance: $50 \pm 1.5$ Ohms | HP 11565A | P |
| 50 Ohm Feedthru Termination | Type-N, $50 \pm 0.5$ Ohms | HP 10100C | P |
| Delay Line Discriminator | Refer to Figure 1-3. |  | P |
| Measuring Receiver | Range: $+30 \mathrm{dBm}(1 \mathrm{~W})$ to $\mathbf{- 2 0} \mathrm{dBm}(19 \mu \mathrm{~W})$ Input: SWR <1.15 | HP 8902A | P |
| Frequency Meter | 0.96 to 4.20 GHz <br> 3.7 to 12.4 GHz <br> 12.4 to 18 GHz <br> 18.0 to 26.5 GHz | HP 536A <br> HP 537A <br> HP P532A <br> HP K532A | P |

Table 1-5. Adapters and Cables

| Name | HP Part Number | Description |
| :--- | :---: | :--- |
| Adapter | $1250-1744^{*}$ | Type-N (m) to $3.5 \mathrm{~mm}(\mathrm{f})$ |
| Adapter | $1250-1533$ | Type-N (m) to BNC (m) |
| Cables (2) | $08350-60039$ | SMB (f) to BNC (m) |
| Adapter | P281C Opt. 013 | Waveguide to Coax (12.4 to 18.0 GHz ) |
| Adapter | K281C | Waveguide to Coax (18.0 to 26.5 GHz ) |
| Adapter | $1250-0780$ | BNC (f) to Type-N (m) |
| Adapter | $1250-1534$ | BNC (m) to Type-N (f) |
| Adapter | $1250-1743^{*}$ | Type-N (m) to $3.5 \mathrm{~mm}(\mathrm{~m})$ |
| Adapter | $1250-1781$ | BNC Tee |
| Adapter | $1250-1745^{*}$ | Type-N (f) to $3.5 \mathrm{~mm}(\mathrm{f})$ |
| Adapter | $1250-1749$ | $3.5 \mathrm{~mm}(\mathrm{f})$ to $3.5 \mathrm{~mm}(\mathrm{f})$ |

*These items are included in Table 1-3, Service Accessories Available.


Figure 1-3. Delay Line Discriminator

## Section 2. Installation

## INTRODUCTION

Along with HP 83592A installation instructions, this section provides information on:

- Initial inspection.
- Damage claims.
- Preparation for use.
- Packagıng.
- Storage.
- Shipment.


## INITIAL INSPECTION

If the shipping container or cushioning material is damaged, keep it until the contents of the shipment are checked for completeness, and the instrument is checked both mechanically and electrically.

Procedures for checking electrical performance are given in Section 4. If the plug-in and mainframe do not pass the electrical performance tests, refer to the troubleshooting paragraphs located in Section 3.

Notify your nearest Hewlett-Packard office if any of the following conditions exist:

- The instrument does not pass the performance tests and, using the troubleshooting procedures in Section 8, you cannot correct the problem.
- The instrument does not pass the performance tests and you do not wish to troubleshoot the instrument yourself.
- The shipping contents are incomplete.
- There is mechanical damage or defect.

Notify the carrier if the shipping container is damaged or if the cushioning material shows signs of stress. Keep all shipping materrals for the carrier's inspection. Hewlett-Packard will arrange for repair or replacement without waiting for a claim settlement.

## PREPARATION FOR USE

## Power Requirements

When properly installed, the HP 83592A RF plug-in receives all power from the HP 8350 sweep oscillator, through the rear panel interface connectors.

## Configuration Switch

The RF plug-in configuration switch (A3S1) is an 8-section multiple switch located on the HP 83592A A3 digital interface assembly. Six of the eight sections correspond to separate RF plug-in functions, and can be modified, as required, for your application. Refer to Section 3, for a complete description of the configuration switch and instructions on how to set each function.

## Interconnections

The HP 83592A has two rear panel interconnections to the HP 8350 sweep oscillator:

- The power supply interface connector (P1)
- The RF plug-In interface connector (P2)

Figures 2-1 and 2-2 provide complete listings of pins and associated signals for these connectors.

## Mating Connectors

Table 2-1 lists:

- All HP 83592A externally mounted connectors.
- The HP part number for each connector.
- An industry identification.
- The HP part number of a mating connector.
- The part number of an alternate source for the mating connector.

Table 2-1. HP 83592A Mating Connectors

| HP 83592A Connector |  |  | Mating Connector |  |
| :---: | :---: | :---: | :---: | :---: |
| Connector Name | HP Part No. | Industry Identification | HP Part No. | Alternate Source |
| J1 RF OUTPUT | 5061-5304 | Type-N (f) | 1250-0882 | Specialty Connector 25-P117-2 |
| J2 EXT/MTR ALC INPUT | 1250-0118 | BNC (f) | 1250-0256 | Specialty Connector 25-P118-1 |
| J3 AUX OUTPUT | 5061-5304 | Type-N (f) | 1250-0882 | Specialty Connector 25-P117-2 |
| J4 PULSE IN | 1250-0118 | BNC (f) | 1250-0256 | Specialty Connector 25-P118-1 |
| J5 1.0/0.5 V/GHz | 1250-0118 | BNC (f) | 1250-0256 | Specialty Connector 25-P118-1 |
| P1 POWER SUPPLY INTERFACE | Part of W28 Not Separately Replaceable | N/A | 83525-60024 | N/A |
| P2 RF PLUG-IN INTERFACE | Part of W29 Not Separately Replaceable | N/A | 83525-60056 | N/A |

## Operating Environment

The HP 83592A RF plug-in operates within the following environmental limits:
Temperature: $0^{\circ}$ to $+55^{\circ} \mathrm{C}\left(+32^{\circ}\right.$ to $\left.+131^{\circ} \mathrm{F}\right)$
Humidity: $5 \%$ to $80 \%$ relative at $+25^{\circ}$ to $+40^{\circ} \mathrm{C}\left(+77^{\circ}\right.$ to $\left.+105^{\circ} \mathrm{F}\right)$.
Provide protection from temperature extremes. Condensation can occur within the instrument if it is exposed to temperature extremes or to higher humidity levels.

Altitude: Up to $4572 \mathrm{~m}(15,000 \mathrm{ft})$.
Cooling: When the HP 83592A is properly installed in the HP 8350 sweep oscillator, the RF plug-in obtains all its airflow cooling by forced ventilation from the HP 8350 fan.

A diagram of the various airflow cooling paths within the sweep oscillator is given in the HP 8350 Sweep Oscillator Operating and Service Manual, Section 2. Ensure that all airflow passages in both instruments are clear before installing the RF plug-in in the sweep oscillator.

## Installation Instructions

To be functional, the HP 83592A RF plug-in must be installed in an HP 8350 sweep oscillator:

1. Turn the HP 8350 off.
2. To prevent damage, remove all connectors and accessories from the HP 83592A front and rear panel connectors.
3. Position the plug-in latching handle in the fully raised position. The handle should raise easily and hold in that position by spring tension.
4. Ensure that the HP 8350 plug-in channel is clear; align the RF plug-in in the channel and slide it carefully into place. It should slide back easily, without binding.
5. The latching handle slot engages with the locking pin just before the plug-in is fully seated in position.
6. Press the latching handle downward, while still pushing in on the RF plug-in, until the handle is fully latched (down) and the plug-in front panel is aligned with the sweep oscillator front panel.

## STORAGE AND SHIPMENT

## Environment

The instrument may be stored or shipped in environments within the following limits:
Temperature: $-40^{\circ}$ to $+75^{\circ} \mathrm{C}\left(-40^{\circ}\right.$ to $\left.+167^{\circ} \mathrm{F}\right)$.
Humidity: $5 \%$ to $95 \%$ relative at $0^{\circ}$ to $+40^{\circ} \mathrm{C}\left(+32^{\circ}\right.$ to $\left.+105^{\circ} \mathrm{F}\right)$.
Protect the instrument from temperature extremes, which can cause condensation in the instrument.
Altitude: Up to $15240 \mathrm{~m}(50,000 \mathrm{ft})$.

## Packaging

Containers and materials identical to those used in factory packaging are available through your Hewlett-Packard office (see Figure 2-3). If, however, you choose to package the instrument with commercially available materials, follow these instructions:

1. Wrap the instrument in heavy paper.
2. Use a strong shipping container. A double-wall carton made of $159 \mathrm{~kg}(350 \mathrm{lb})$ test material is adequate.
3. Use shock absorbing material, a 76 to 102 mm ( 3 to 4 in ) layer, around all sides of the instrument to provide a firm cushion and to prevent movement inside the container.
4. Seal the shipping container securely.
5. Mark the shipping container FRAGILE.

## Returning Instrument for Service

If you ship the instrument to a Hewlett-Packard office or service center, please include a blue service tag (found at the end of Section 3), on which you provide the following information:

1. Your company name and address.
2. A technical contact person within your company, and their complete phone number.
3. The complete model and serial number of the instrument.
4. The type of service required.
5. Any other information that may expedite service.

When making inquiries, either by correspondence or by telephone, please refer to the instrument by model number and full serial number.

## POWER SUPPLY PLUG-IN INTERFACE CONNECTOR P1



Figure 2-1. Interface Signals on Rear Panel Connector P1

## PLUG-IN INTERFACE CONNECTOR P2



Figure 2-2. Interface Signals on Rear Panel Connector P2 (Front View)


Figure 2-3. Packaging for Shipment Using Factory Packaging Materials

## Section 3. Operation

## INTRODUCTION

This section is divided into four major sections:
OPERATING CHARACTERISTICS explains the bandswitching and frequency resolution characteristics in CW and swept modes.

## FRONT AND REAR PANEL FEATURES.

OPERATING INSTRUCTIONS provides information on:

- RF plug-in configuration switch.
- Frequency reference selection switch.
- Operator's checks.
- Millimeter-wave applications.
- Front panel frequency callbration.
- RF output power peaking.
- Internal, crystal detector, and power meter leveling.
- External FM and AM modulation.
- RF power control.
- Option 002 step attenuator.
- Alternate sweep mode.
- HP-IB
- Firmware revision number.
- Phase-Lock Operatıon.

OPERATOR'S MAINTENANCE includes information on:

- Plug-in error codes
- Fuses
- Service tags


## Operating Characteristics

## BANDSWITCHING

The HP 83592A provides an RF output of 0.01 to 20 GHz in four bands. When you sweep a range of frequencies larger than a single band, the switching between these bands is done automatically. Figure 3-1 illustrates the bandswitching points in the sequential and single band sweep modes. Note that if you select sweep frequencies carefully, you can avoid potential problems associated with bandswitching such as harmonics, sweep time, stability, or switching discontinuities.

If your application requires a large frequency range (over two or more bandswitch points), the minimum recommended frequency sweep time is 100 ms . This allows enough time for the bandswitch operation and for fundamental oscillator settling time. The time required to switch from one frequency band to another is fixed (approximately 15 ms ); therefore, SWEEP TIME indicates only the time of the actual frequency sweep. As the sweep time is reduced (to a minimum of 10 ms ), the bandswitch time becomes significant with respect to the actual frequency sweep time.

83592A Range (Sequential Sweep)


BAND 0
Singie Band Sweep
2.3 TO 7.0 GHz

BAND 1
Single Band Sweep

6.9 TO 13.5 GHz

BAND 2
Single Band Sweep


134 TO 20 GHz
BAND 3
Single Band Sweep

Figure 3-1. Bandswitching in Sequential and Single Band Sweep Modes

## FREQUENCY RESOLUTION

Two areas relating to frequency resolution must be considered; these are input resolution and displayed resolution. Input resolution refers to the number of bits ( 8 bits $=256$ points) used in the HP 8350's digital to analog converters (DACs) to generate the tuning voltage for a particular mode of operation. Table 3-1 cross references input resolution with each DAC used. Displayed frequency resolution refers to the number of digits displayed on the HP 8350 FREQUENCY displays.

## Input Resolution

Figure 3-1 is a simplified block diagram of the frequency tuning circuits in the HP 8350. The net tuning voltage results from the summation of the three DAC outputs. With this DAC configuration the START/ STOP sweep mode is computed by the microprocessor into a center frequency (CF) DAC and the vernier DAC, and the sweep width is determined by the $\triangle F$ DAC.

The CF DAC has 12 bits, hence 4096 points across the plug-in frequency band (including a 2\% overrange and a $2 \%$ underrange of the band). The analog output ranges from zero to ten volts, which is used to specify the center frequency output of the plug-in. These parameters give the CF DAC a resolution of $0.024 \%$ ( $\mathbf{2 . 4} \mathbf{~ m V}$ ) over the full band (including overrange).

Resolution of center frequency is enhanced by a summed voltage generated by an 8-bit (256 points) vernier DAC. Vernier range is set to $\pm 0.048 \%$ of RF plug-in bandwidth (including overrange). Vernier resolution is determined by dividing $\pm 0.048 \%$ bandwidth by 256 on the vernier DAC is equal to four points on the 12-bit CF DAC (two points on either side of CF). This increases CF resolution from $0.024 \%(2.4 \mathrm{mV})$ to $0.00038 \%(.04 \mathrm{mV})$, and improves the relative accuracy of the CF by a similar factor. The absolute resolution accuracy still depends on the CF DAC.

NOTE: When adjusting the vernier through its end point, the CF DAC is incremented or decremented by the total value of the vernier ( 2 point on the CF DAC). At this time the accuracy of the center frequency is again entirely dependent on the linearity of the CF DAC, $0.005 \%$ of bandwidth.

Table 3-1. Input Resolution



Figure 3-2. Simplified Tuning Voltage Block Diagram
The $\triangle$ F DAC has 10 bits ( 1024 points). The analog input to this DAC ranges from -10 to +10 volts to produce an even sweep on either side of the center frequency. The $\Delta \mathrm{F}$ resolution improves with narrower sweep widths. For broad sweeps, the resolution is $0.1 \%$ of the full band Greater resolution is provided for sweep widths less than $1 / 8$ of the full band range. At these sweep widths, the resolution is improved to $0.012 \%$ of the full band. The greatest resolution is provided for sweep widths less than $1 / 64$ of the full band range. At these sweep widths, the resolution is further improved to $0.0015 \%$ of the full band.

## Display Resolution

Center frequency is always displayed with 1 MHz resolution. Likewise, vernier values are always displayed at a 10 kHz resolution. The display resolutions for $\Delta \mathrm{F}$ values vary with sweep width (Table 3-2 shows the $\Delta \mathrm{F}$ mode displayed resolution values versus displayed $\Delta \mathrm{F}$ frequency sweep widths).

Table 3-2. $\Delta$ F Sweep Mode Displayed Resolution

## $\Delta$ F Display Frequency Width

|  | 124 MHz |  | 4.2 GHz | 20.0 |
| :---: | :---: | :---: | :---: | :---: |
| DISPLAYED RESOLUTION | 100 kHz | 1 MHz | 1 MHz | 10 MHz |
| $\Delta F$ DISPLAY INDICATION | 000.0 MHz | 0000. MHz | 0000. MHz | 00.00 GHz |

## Front Panel Features



1. [MTR]. Power meter automatic leveling control selection.
2. [EXT]. External automatic leveling control selection (negative crystal detector).
3. [INT]. Internal automatic leveling control selection.
4. ALC INPUT. BNC connector for power meter or external crystal leveling inputs (rear panel on option 004).
5. CAL. For setting external (MTR or EXT) leveling inputs.
6. UNLEVELED lamp. This lights if the output power is unleveled.
7. FREQ CAL. Fine frequency adjust, used for frequency calibration.
8. RF OUTPUT. Type-N, 50 ohm RF output connector (rear panel on option 004).
9. [RF ON/OFF]. Used when zeroing a power meter or referencing an $X-Y$ recorder.
10. [CW FILTER]. In CW mode, enables an oscillator filter to remove high frequency noise at the RF output (automatically disabled in swept mode).
11. [POWER SWEEP]. Used to set an increase in the power per sweep (dB/SWP)
[SHIFT] [POWER SWEEP]. Locks internal attenuator setting. Allows independent control of ALC amplifier level.
12. [POWER LEVEL]. Used to set the RF output power level.
[SHIFT] [POWER LEVEL]. Used to adjust the SYTM to track the YIG oscillator above the first switch point ( 2.4 GHz ) for peaking maximum output power.
13. [SLOPE]. Used to set the frequency slope compensation in $\mathrm{dB} / \mathrm{GHz}$ (for use with lossy devices).
[SHIFT] [SLOPE]. Locks ALC loop. Allows independent control of (option 002) internal step attenuator.
14. POWER CONTROL KNOB. Used to control power level, power sweep, peak, or slope.
15. POWER DISPLAY. Provides a readout of the selected power in $\mathrm{dBm}, \mathrm{dB} / \mathrm{GHz}$, or $\mathrm{dB} / \mathrm{SWP}$ (to a tenth of a $\mathrm{dB} / \mathrm{dBm}$ ).
16. PLUG-IN LATCH HANDLE. Used to remove, install, and latch the RF plug-in in the HP 8350 sweep oscillator.

## Rear Panel Features



1. PULSE IN. External pulse or square-wave modulation input.
2. $0.5 \mathrm{~V} / \mathrm{GHz}-1 \mathrm{~V} / \mathrm{GHz}$. Selectable ( $1 \mathrm{~V} / \mathrm{GHz}$ or $0.5 \mathrm{~V} / \mathrm{GHz}$ ) BNC connector output that corresponds to the RF output frequency ( 0.01 to 18 GHz for $1 \mathrm{~V} / \mathrm{GHz}$ and 0.01 to 20 GHz for $0.5 \mathrm{~V} / \mathrm{GHz}$ ). The HP 8410B/8411A network analyzer utilizes the $1.0 \mathrm{~V} / \mathrm{GHz}$ output for phase-locking. The HP 83550 series millimeter-wave source modules use the $0.5 \mathrm{~V} / \mathrm{GHz}$ as a frequency reference for millimeter-wave applications. See Figure 3-5 for instructions on how to set the frequency reference selection switch (A2S1).
3. EXT ALC. Replaces front panel EXT ALC connector on Option 004 plug-ins.
4. RF OUTPUT. Replaces front panel RF output connector in Option 004 plug-ins.
5. AUX OUTPUT. Type-N, 50 ohm connector that provides a 2.3 to 7.0 GHz fundamental oscillator output at approximately 0 dBm .
6. Serial Number Plate. Contains a ten digit serial number (for use in any correspondence concerning the plug-in) and applicable option number(s).
7. RF Plug-in Interface Connector. Connector through which the RF plug-in receives and sends digital and analog signals from and to the HP 8350.
8. Power Supply Plug-In Interface Connector. Connector through which the RF plug-in receives required power supplies from the HP 8350.

## Operating Instructions

## RF PLUG-IN CONFIGURATION SWITCH

The RF plug-in configuration switch is located on the digital interface assembly (A3), as shown in Figure 3-3.


Figure 3-3. RF Plug-In Configuration Switch Location

Configuration switch A3S1 is set at the factory for a combination of operating modes (see Table 3-3). Using six of the eight switch sections, you can select other operating modes. Table 3-3 defines each switch segment and the position of each for the different operating modes.

Table 3-3 defines each switch segment and the position of each for the different operating modes.
NOTE: Configuration switch settings override the HP 8350 non-volatile memory settings at instrument preset. If you change the switch settings, you must press [INSTR PRESET] to load memory with the new configuration.

Table 3-3. RF Plug-In Configuration Switch Settings

| Description | Switch Number |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| No RF Power at INSTRUMENT PRESET | x | $x$ | x | 1 | x | x | $x$ | x |
| RF Power at INSTRUMENT PRESET | x | $\times$ | x | 0 | x | x | x | x |
| -6 MHz/V FM Sensitivity | x | $x$ | x | x | 1 | x | x | $x$ |
| -20 MHz/V FM Sensitivity | X | X | x | x | 0 | x | x | $\times$ |
| Step Attenuator, Option 002, Installed | X | $x$ | X | X | x | X | 1 | $x$ |
| No Step Attenuator, Option 002, Installed | $\times$ | X | $\times$ | X | $\times$ | X | 0 | $\times$ |

Switch A3S1 is set from the factory as follows:

| Switch No. | Position |
| :---: | :---: |
| 1 | 0 |
| 2 | 0 |
| 3 | 0 |
| 4 | 0 |
| 5 | 0 |
| 6 | 0 |
| 7 | 0 |
| 8 | 0 |

"'1"' if Option 002 installed; ' 0 ' if Option 002 not installed.

## NOTES:

Switch positions.

```
1 = Open = High
\(0=\) Closed \(=\) Low (Ground)
X = Don't Care
```


## FREQUENCY REFERENCE SELECTION SWITCH

Use position 1 on the frequency reference selection switch on the A2 assembly to set the desired frequency reference for your application. See Figure 3-4.


Figure 3-4. Frequency Reference Selection Switch, A2SI

## OPERATOR'S CHECKS

The operator's check portion (local and remote) of the HP 8350 Sweep Oscillator Operating and Service Manual provides a quick evaluation of the main functions of both the HP 8350 and the 83592A.

If the instruments do not pass the operator's checks, the trouble may be in either unit. If you suspect the RF plug-in, refer to the troubleshooting paragraphs located in Section 8.

## MILLIMETER-WAVE APPLICATION

Figure 3-5 shows a typical millimeter-wave test set up using an HP 83592A. Note that an HP 8349B microwave amplifier is required to produce the power level required by the millimeter-wave source module. Also notice that the HP 83550 series millimeter-wave source modules use the $0.5 \mathrm{~V} / \mathrm{GHz}$ as a frequency reference, this $0.5,1.0 \mathrm{~V} / \mathrm{GHz}$ frequency reference output is switch selectable on the A2 interface assembly.

For detalls on millimeter wave applications, refer to the HP 83590 Series Source System Guide located in any millimeter-wave source module manual.


Figure 3-5. Typical millimeter-wave test set up


Turn the HP 8349B AC power OFF before connecting or disconnecting the source module interface cable.

## FRONT PANEL FREQUENCY CALIBRATION

The first procedure calibrates the RF output frequency for band 0 using an external frequency counter. The alternate procedure is not as accurate as using an external counter, but typically calibrates band 0 frequency accuracy to within specifications.

NOTE: The HP 83592A may not meet frequency accuracy specifications unless you calibrate the band 0 RF output frequency.


Figure 3-6. Front Panel FREQ CAL Equipment Set Up

## Equipment

> Sweep Oscillator Mainframe
> HP 8350
> Frequency Counter ................. ........................ HP 5343A
> 10 dB Attenuator ................. ........... HP 8493C Option 010
> Adapter $3.5 \mathrm{~mm}(\mathrm{f})$ to Type-N (m) . . . . . . . . . . HP Part No. 1250-1744

## Procedure

1. Connect the equipment as shown in Figure 3-6. Turn on the instruments and let them warm up for at least 30 minutes. Ensure that the RF output power is on, either by instrument preset or by using the RF on/off key.
2. On the HP 8350, press [INSTR PRESET] [CW] [5] [0] [MHz]
3. On the HP 83592A, adjust the FREQ CAL control for a frequency counter display of 50.0 MHz .

## Alternate Procedure

1. Turn on the HP 8350/83592A and allow the instruments to warm up for at least 30 minutes.
2. On the HP 8350, press [INSTR PRESET] [CW] [0] [MHz].
3. On the HP 83592A, adjust the FREQ CAL control through its range and note the portion of the range that the UNLEVELED light is on.
4. Set the FREQ CAL control to the center of the unleveled range noted in step 3.

## RF OUTPUT POWER PEAKING

Due to normal operation and internal RF component tolerances, you may need to peak the RF output power to maximum specified output power in the internal leveled operatıng mode. Peaking optimizes the tracking between the fundamental oscillator and the frequency multiplier.


Figure 3-7. Peaking RF Output Power Equipment Set Up

## Equipment

```
Sweep Oscillator Mainframe . . . . . . . . . . . . . . . . . . . . . . . . . . HP }835
Power Meter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . HP 436A
Power Sensor . . . . . .. . . . . . . . . ......................... HP 8485A
```


## Procedure

1. Connect the equipment as shown in Figure 3-7, and allow the instruments to warm up for at least 30 minutes.
2. On the HP 83592A, increase the RF output power until it becomes unleveled (or select external leveling, without an external detector connected).
3. On the HP 8350, press [START] [2] [.] [4] [GHz].
4. On the HP 83592A, press [SHIFT] [POWER LEVEL] (to select PEAK), and adjust the power knob to maximize the RF output power from 2.4 to 20 GHz .

## INTERNAL LEVELING

Internal leveling is the most convenient method of RF output leveling. A portion of the RF output power is internally coupled/detected and the resulting DC voltage (which is proportional to the RF power) is applied to the automatic leveling control circuit (ALC) to maintain a constant output power. The DC voltage is proportional to the RF power at low power levels and at high power levels, the voltage is proportional to the RF voltage.

## EXTERNAL CRYSTAL DETECTOR LEVELING

The RF output power can be leveled externally using a power splitter (or external directional coupler) and a negative output crystal detector. The advantage of a directional coupler is that it does not have as great a coupled loss as the 6 dB insertion loss with the power splitter, so you can obtain a higher maximum leveled output power, however it will typically have more ripple and slope


Figure 3-8. External Crystal Detector Leveling Set $U_{p}$

## Equipment

Sweep Oscillator Mainframe ..... HP 8350
Oscilloscope ..... HP 1741A
Power Meter ..... HP 436A
Power Sensor ..... HP 8485A
Crystal Detector ..... HP 8473C
Power Splitter ..... HP 11667A
10 dB Attenuator (2 required) ..... HP 8491B, Opt 010
HP P/N 1250-0781
BNC Tee ..... HP P/N 1250-0781

## Procedure

1. Connect the equipment as shown in Figure 3-8. Turn the instruments on and allow them to warm up for at least 30 minutes.
2. On the HP 8350, press [INSTR PRESET] [CW].
3. On the HP 83592A, press [EXT], and adjust the CAL adjustment for a power meter reading equal to the reading on the plug-in front panel (subtract out the losses due to the power splitter).
4. To use leveled RF power output to test external equipment, make the connection at the point marked leveled power output in Figure 3-8.

NOTE: Between 10 and 50 MHz , RF feedthrough as high as 3 dB may be observed on the envelope of the video output. During external leveling between 10 and 50 MHz , the RF feedthrough can be damped out by inserting the circuit shown in Figure 3-9 in the line to the RF plug-in EXT ALC INPUT of the RF plug-in.


Figure 3-9. 10 to 50 MHz RF Feedthrough Dampening

## EXTERNAL POWER METER LEVELING

RF output power can be leveled using a power meter and a power splitter (or directional coupler). When using power meter leveling, limit the sweep time to greater than 100 seconds for best power level accuracy.


Figure 3-10. External Power Meter Leveling Set Up

## Equipment

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Oscilloscope | HP 1741A |
| Power Meter | HP 436A, 438A |
| Power Sensor | HP 8485A |
| Crystal Detector | HP 8473C |
| Power Splitter | HP 11667B |
| 10 dB Attenuator | HP 8491B, Opt 010 |
| Adapter Type-N (m) to 3.5 mm (m) | HP Part No. 1250-1743 |

## Procedure

1. Turn on the instruments and allow 30 minutes for warm-up.
2. Zero and calibrate the power meter/sensor.
3. On the HP 8350:

Press [INSTR PRESET].
Set SWEEP TIME to 100 sec .
Press [STOP] [2] [0] [GHz].
4. On the HP 83592A.

Press [MTR] to select external power meter leveling.
Adjust the ALC CAL for $\mathbf{a}+10 \mathrm{dBm}$ reading on the power meter.
5. On the HP 8350:

Press [SINGLE] to set the single sweep mode. Press [SINGLE] again to start a sweep. Note that if you press [SINGLE] a third time, the sweep stops Once single sweep is set, this key acts like an on/off switch for the sweep.

To use leveled RF output power for testing external equipment, make the connection at the point marked leveled power output, in Figure 3-10.

## EXTERNAL FM

You can frequency modulate (FM) the HP 83592A RF output signal applying an external modulation signal to the HP 8350 rear panel FM INPUT connector. A positive going voltage at the FM INPUT causes the output frequency to decrease, while a negative going voltage causes the output frequency to increase.

You can set the sensitivity and the coupling of the modulating signal via the RF plug-In configuration switch (A3S1) (refer to Table 3-3).

## EXTERNAL AM

There are two types of external amplitude modulation:

## Pulse Modulation

Pulsed or square-wave modulation can be applied to the HP 83592A rear panel PULSE IN connector. This input provides an on/off power ratio of greater than 30 dB below specified maximum leveled power.

For the best pulse modulation performance, set the RF output power at +20 dBm (unleveled). With this power setting, a pulse repetition rate of up to 1 MHz is possible from 0.01 to 7.0 GHz or a 30 kHz rate for frequencies of 7.0 to 20.0 GHz . With leveled power, pulse repetition rates can be up to 100 kHz at frequencies of 0.01 to 7.0 GHz . Frequencies of 7.0 to 20.0 GHz can be square-wave modulated at repetition rates up to 30 kHz .

See Section 1 for details of the modulation characteristics for this input.

## Amplitude Modulation

The HP 8350 rear panel AM INPUT provides linear amplitude changes (up to approximately 15 dB ) proportional to the modulating input voltage Frequency response is limited to approximately 100 kHz .

For maximum depth of modulation (maximum modulation index), set the power level to the middle of the output power control range (e.g +2.5 dBm for a plug-in with calibrated power control from -5 to +10 dBm ). For plug-ins equipped with optıon 002 ( 70 dB step attenuator), the middle of the attenuator range should be selected.

A positive DC voltage at the AM INPUT causes an increase in the RF output power; a negative DC voltage causes a decrease in the RF output power.

## RF POWER CONTROL

## Power Level

The HP 83592A provides a maximum leveled RF output power of +10 dBm . A front panel LED indicates when the RF output becomes unleveled. The power level is controlled by the front panel rotary pulse generator (RPG), the HP 8350 data entry controls (keypad and step keys), or through HPIB control via the HP 8350. This function when enabled allows setting the output power level for all ALC modes. Calibrated power level is available during internal leveling only.

You can turn off the RF output with the [RF ON/OFF] key. Power ON is indicated by the LED in the center of the key. You can set the HP 83592A to have either maximum specified power or RF power OFF at INSTR PRESET. Refer to Table 3-3 for the proper configuration switch setting.

## Power Sweep

When this function is enabled (LED on) the RF output power can be swept with a linear increase in power per sweep (dB/SWP). The level of the power sweep starting point is the power level programmed before the power sweep function is turned on. The settable range is $\mathbf{- 5}$ to $+10 \mathrm{~dB} / \mathrm{SWP}$ and is limited by the dynamic range of the ALC loop.

The power sweep width can be entered via the keyboard, step keys, or the RF plug-in RPG. The level of the power sweep end point is determined by the sum of the starting power level and the sweep width. Power sweep is turned off and reset to $0 \mathrm{~dB} /$ SWP whenever INSTR PRESET is pressed.

## Slope

When this function is enabled (LED on) the frequency slope compensation can be set via the keyboard, step keys or the RF plug-in RPG. It allows positive slope compensation for devices with linear losses proportional to frequency (cables). Slope is turned off and reset to $0 \mathrm{~dB} / \mathrm{GHz}$ whenever INSTR PRESET is pressed.

## Option 002 - Attenuator

With option 002, the RF output power can be continuously controlled from maximum leveled output power down to -75 dBm . When the selected power setting goes below -5 dBm , the step attenuator increments as required in 10 dB steps, to a maximum attenuation of 70 dB . Within the individual 10 dB attenuation steps, the ALC loop adjusts the output power to ensure optimum modulator range and stable output characteristics.
[SHIFT] [POWER SWEEP]. When an HP 8350 front panel [SHIFT] function is used together with an HP 83592A [POWER SWEEP] function, you can control power within the ALC range without changing the attenuator settings. Data can be entered using the keyboard, step keys, or the RF plug-in RPG and the display disregards the attenuator settings and only displays the ALC setting.

The sum of the independent ALC power level (SHIFT POWER SWEEP) and the independent attenuator setting (SHIFT SLOPE) equal the RF power level (power displayed with the POWER LEVEL key).
[SHIFT] [SLOPE]. When an HP 8350 front panel [SHIFT] function is used together with an HP 83592A [SLOPE] function, you can control the attenuator step settings without affecting the ALC settings. Data can be entered using the keyboard, step keys, or the RF plug-in RPG and the display indicates the attenuator setting ( $0.0,-10.0,-20.0,-30.0,-40.0$, or -50.0 are the possible values). Note that the keyboard entries are truncated down to a multiple of 10 dB .

The sum of the independent ALC power level (SHIFT POWER SWEEP) and the independent attenuator setting (SHIFT SLOPE) equal the RF power level (power displayed with the POWER LEVEL key).

This mode is exited by pressing either POWER LEVEL, POWER SWEEP, or SLOPE keys The ALC and attenuator step setting are now automatically controlled by the firmware.

## ALTERNATE SWEEP MODE

If the option 002 attenuator is installed and you select alternate sweep mode, a default condition of 1 second/sweep can occur. This default condition happens only when the POWER settings of the two alternate sweeps require that the attenuator switch after each sweep. So that the attenuator relay coils do not overheat, which can cause damage, the attenuator is prevented from switching faster than 1 step per second.

## HP-IB

All front panel functions, except for the FREQ CAL and ALC CAL adjustments can be altered by computer control via the HP-IB bus connection on the HP 8350.

## FIRMWARE REVISION NUMBER

Press [SHIFT] [9] [9] on the HP 8350. The plug-in firmware revision number appears in the HP 83592A POWER display window. Various measurement systems (scalar, vector network analyzers) require a specific firmware revisıon. For compatibility requirements contact your local HP sales/ service office for further information.

## PHASE-LOCK OPERATION

The required CW frequency for the HP 83592A is automatically tuned and locked by the HP 5344 S microwave source synchronizer, with the HP 5344 S acting as an HP-IB controller. No manual tuning is required. The HP 8350 sweep oscillator and the HP 5344S microwave source synchronizer must be set to the same HP-IB address.

NOTE: This set up can be used for phase-locking from 0.01 to 18.0 GHz , the range of the HP 11691D directional coupler. For phaselocking without the use of a broadband coupling device, the 83592A rear panel AUX OUTPUT fundamental oscillator frequency signal can be used.


Figure 3-11. Phase-Locking Using the HP 5344S Microwave Source Synchronizer

## Equipment

[^1]
## Procedure

1. Set the HP 83592A configuration switch (A3S1) for an FM sensitivity of $-6 \mathrm{MHz} / \mathrm{V}$, cross over coupled FM and AUX OUTPUT phase-lock (see Table 3-3).
2. Connect the equipment as shown in Figure 3-11. Turn the instruments on and let them warm up for at least one hour.
3. On the sweep oscillator, check the HP-IB address:

Press [SHIFT] [LCL]. The HP-IB address will be shown on the HP 8350 FREQUENCY/TIME display.
4. On the microwave source synchronizer:

Set the HP 5344S HP-IB address to the same address as the HP 8350 (factory set at 19,10011).
Set the HP 5344S to the System Controller mode by setting the top HP-IB switch to the left (SYS CONT).
5. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET].
Press [CW FILTER] to turn it off.
Press [POWER LEVEL] and set a power level between 0 and +5 dBm .
6. On the microwave source synchronizer:

Check that both MANUAL LOCK and AUTO LOCK are set to off (pushbutton LEDs off). Verify that the front panel CONT lamp is on.
7. Press [MODE] until the CW annunciator lights. The MODE key will scroll through four modes of operation. If you pass CW, continue pressing MODE until you return to CW.
8. Enter the frequency required for the HP 83592A RF output signal.

Press [AUTO LOCK]. The HP 83592A RF output signal will now be programmed and locked to the specified CW frequency.

## Operator's Maintenance

## PLUG-IN ERROR CODES

The HP 8350 sweep oscillator and the HP 83592A RF plug-in have a series of internal power-on self tests which will indicate an error code on either the HP 8350 frequency or the HP 83592A power displays, should a failure occur.

Error codes E001 through E016 are specific to the HP 8350 and indicate a possible failure in the sweep oscillator. Refer to the HP 8350 Operating and Service Manual for information and troubleshooting procedures.

Error code E050 through E099 are specific to the HP 83592A and indicate a possible failure in the RF plug-in. Refer to Section 8 for more information.

## FUSES

HP 83592A power supplies are fused in the HP 8350 sweep oscillator. Refer to the HP 8350 Sweep Oscillator Operating and Service Manual for fuse locations and replacement instructions.

## BLUE SERVICE TAGS

If the HP 83592A requires service, you can send the instrument to your local HP service organization, as described in Section 2. Before sending the instrument in, fill out and attach one of the blue service tags. On the FAILURE SYMPTOMS/SPECIAL CONTROL SETTINGS portion of the tag, record any error codes noted.

## [p <br> HEWLETT <br> PACKARD

## (hp) <br> HEWLETT <br> PACKARD

## (hp) <br> HEWLETT <br> PACKARD

Should one of your HP instruments need repalr, the $H P$ service organization is ready' to serve you. However, you can help us serve you more effectively. When sending an instrument to HP for repair, please fill out this card and attach it to the product. Increased repair efficiency and reduced turn-around time should result.

| COMPANY |  |
| :--- | :--- |
| ADDRESS |  |
| TECHNICAL CONTACT PERSON |  |
| PHONE NO. | EXT. |
| MODEL NO | SERIAL NO. |
| MODEL NO | SERIAL NO. |
| P.O.NO. | DATE |

Accessorles returned with unit

## Dnone <br> $\square$ CABLE(S) <br> $\square$ POWER CABLE $\square$ ADAPTER(S) <br> OTHER <br> $\qquad$

## (ip) <br> HEWLETT PACKARD

Should one of your HP instruments need repalr, the HP service organization is ready to serve you However, you can ready to serve you. However, you can
help us serve you more effectively. When help us serve you more effectively. When
sending an instrument to HP for repair, sending an instrument to HP for repair,
please fill out this card and attach it to please fill out this card and attach it to and reduced turn-around time should result.

| COMPANY |
| :---: |
| ADDRESS |
| TECHNICAL CONTACT PERSON |
| PHONE NO. EXT. |
| MODEL NO. SERIAL NO. |
| MODEL NO SERIAL NO. |
| P.O. NO DATE |
| Accessories returned with unit |
| $\square$ NONE $\quad \square \mathrm{CABLE}(\mathrm{S})$ |
| $\square \mathrm{POWER}$ CABLE $\square$ ADAPTER(S) |
|  |

Should one of your HP instruments need repair, the HP service organization is ready to serve you.. However, you can help us serve you more effectively When sending an instrument to HP for repair, please fill out this card and attach it to the product. Increased repair efficiency and reduced turn-around time should result.

| COMPANY |
| :--- |
| ADDRESS |
| TECHNICAL CONTACT PERSON |
| PHONE NO. |
| MODELNO. |
| MODELNO. SERIALNO. |
| PO.NO. |

Accessories returned with unit
$\square$ NONE $\square$ CABLE(S)
$\square$ POWER CABLE $\square$ ADAPTER(S)
OTHER
$\longrightarrow$ aver

## (ip) <br> HEWLETT PACKARD

Should one of your HP instruments need repair, the HP service organization is ready to serve you. However, you can ready to serve you. However, you can help us serve you more effectively. When
sending an Instrument to HP for repair, sending an Instrument to HP for repair,
please fill out this card and attach it to the product. Increased repair efficiency and reduced turn-around time should result.

| COMPAN |  |
| :---: | :---: |
| ADDRESS |  |
| TECHNICAL CONTACT PERSON |  |
| PHONE NO. | E×T. |
| MODEL NO. | SERIALNO. |
| MODEL NO. | SERIAL NO |
| P.O.. NO | DATE |

Accessories returned with unitCABLE(5)
$\square$ POWER CABLE $\square$ ADAPTER(S) OTHER

Should one of your HP instruments need repalr, the HP service organization is ready to serve you However, you can help us serve you more effectively. When sending an instrument to HP for repair, please fill out this card and attach it to the product Increased repair efficiency and reduced turn-around time should result

COMPANY

ADDRESS

TECHNICAL CONTACT PERSON

| PHONE NO. | EXT. |
| :--- | :--- |
| MODEL NO. | SERIALNO. |
| MODEL NO | SERIALNO. |
| PO. NO.. | DATE |
| ACCESsories returned with unit |  |
| $\square$ NONE |  |
| $\square$ POWER CABLE | $\square$ ADAPTER(S) |

OTHER
over

## (17) <br> HEWLETT <br> PACKARD

Should one of your HP instruments need repair, the HP service organization is ready to serve you. However, you can help us serve you more effectively when sending an instrument to HP for repatr, please fill out this card and attach it to the product. Increased repair efficiency and reduced turnaround time should result.

COMPANY

ADDRESS

TECHNICAL CONTACT PERSON

| PHONE NO. | EXT. |
| :--- | :--- |
| MODEL NO | SERIALNO. |
| MODELNO. | SERIALNO. |
| PO. NO. | DATE |
| ACcessories returned with unit |  |
| $\square$ NONE | $\square$ CABLE(S) |
| $\square$ POWER CABLE | $\square$ ADAPTER(S) |
| OTHER |  |


| Service needed | Service needed |
| :---: | :---: |
| $\square$ calibration only | $\square$ CALIBRATION ONLY |
| $\square$ REPAIR $\square$ REPAIR \& CAL | $\square$ REPAIR $\square$ REPAIR \& CAL |
| OTHER ___ | OTHER |
| Observed symtoms/Droblems | Observed symtoms/problems |
| failure mode is | FAILURE MODE IS. |
| $\square$ CORSTANT $\square$ INTERMITTENT | $\square$ CONSTART $\square$ INTERMITTENT |
| SENSitive to | SENSITIVE TO* |
| $\square$ COLD $\square$ HEAT $\square$ VIBRATION | $\square$ COLD $\square$ HEAT $\square$ VIBRATION |
| FAILURE SAMPTOMS/SPECIAL CONTROL SETTIINGS $\qquad$ | FAILURE SYMPTOMS/SPECIAL CONTROL SETTINGS $\qquad$ |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| If unit is part of system list model number(s) of other interconnected instruments. $\qquad$ | If unit is part of system list model number(s) of other interconnected instruments $\qquad$ |
|  |  |
| 9320-3896 Printed in U.S.A. | 9320-3896 Printed in USA. |
| -- - | -- - - - |
|  |  |
| Service needed | Service needed |
| $\square$ Calibration only | $\square$ CALIBRATION ONLY |
| $\square$ REPAIR $\square$ REPAIR \& CAL | $\square$ REPAIR $\square$ REPAIR \& CAL |
| OTHER | OTHER |
| Observed symtoms/problems | Observed symtoms/problems |
| FAILURE MODE is | FAILURE MODE IS: |
| $\square$ CONSTANT $\square$ INTERMITTENT | $\square$ CONSTANT $\square$ INTERMITTENT |
| sensitive to: | SENSITIVE TO: |
| $\square$ COLO $\square$ HEAT $\square$ VIBRATION | $\square$ COLD $\square$ HEAT $\square$ VIBRATION |
| FAILURE SIMPTQMS/SPECIAL CONTROL SETTINGS $\qquad$ | FAILURE SYMPTOMS/SPECIAL COHTROL SETTINGS $\qquad$ |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| If unit is part of system list model number(s) of other interconnected instruments. $\qquad$ | If unit is part of system list model number(s) of other interconnected instruments. $\qquad$ |
|  |  |
| 9320-3896 Printed in USA.. | 9320.3896 Printedin US.A. |

$\square$ calibration only

AILURE MODE IS
$\square$ constant $\square$ intermittent
SENSITIVE TO
$\square$ COLD $\square$ HEAT $\square$ VIBRATION
FAILURE SVMPTQMS/SPECIAL CONTROL SETTINGS

FAILURE SYMPTOMS/SPECIAL CONTROL SETTINGS

## Section 4. Performance Tests

## INTRODUCTION

The procedures in this section test the electrical performance of the HP 8350 sweep oscillator/ 83592A RF plug-in combination, with the RF plug-in specifications used as the performance standards. The plug-in specifications are listed in Table 1-1 of Section 1. These performance tests do not require access to the interior of the HP 83592A RF plug-in.

NOTE: Allow the HP 83592A RF plug-In and the HP 8350 sweep oscillator to warm-up for at least one hour before you begin any performance tests.

## EQUIPMENT REQUIRED

The equipment required to performance test the HP 83592A is listed in Table 1-4 of Section 1. Any equipment that satisfies the critical specifications given in the table can be substituted for the recommended model.

## OPERATION VERIFICATION

Operation Verification consists of performing the following tests:

- Frequency Range and Accuracy
- Output Amplitude

The HP-IB functions can be verified using the program listed in Section IV of the HP 8350 Operating and Service Manual.

These tests provide reasonable assurance that the sweep oscillator and plug-in are functioning properly and should meet the needs of an incoming inspection ( $80 \%$ verification).

## TEST RECORDS

Table 4-9 provides a tabulated index of the performance tests, their acceptable limits, and a column for recording actual measurements. Use this test record when performing a calibration ( $100 \%$ verification).

Table 4-10 is the test record to use for recording the results of an operational verification. A column for recording pass/fail indications is provided.

## RELATED ADJUSTMENTS

Table 4-1 lists the performance tests, and references associated adjustments for each test that is provided in Section 5 of this manual. If the result of a performance test is out of the specified limits, the associated adjustment may correct this condition.

## TEST SEQUENCE

Perform the tests in the order that they appear.

## CALIBRATION CYCLE

For the HP 83592A, perform the tests in this section at intervals of twelve months or less

Table 4-1. Performance Tests and Related Adjustments

| Performance Tests | Related Adjustment |
| :---: | :---: |
| 4-1. Frequency Range and Accuracy Test CW Frequency Accuracy | 5-1 -10V Reference on A8 YO Driver <br> 5-3 YO and SYTM DAC Calibration <br> 5-4 Prelıminary Frequency Accuracy |
| Swept Frequency Accuracy | 5-2. Sweep Control Adjustments <br> 5-3 YO and SYTM DAC Calibration <br> 5-4 Prelminary Frequency Accuracy <br> 5-5 YO Retrace Compensation <br> 5-6. YO Delay Compensation <br> 5-10 Band Overlap Compensation |
| Marker Accuracy | 5-1 -10 Volt Reference on A8 YO Driver <br> 5-2. Sweep Control Adjustments <br> 5-3 YO and SYTM DAC Calibration <br> 5-4 Preliminary Frequency Accuracy <br> 5-5 YO Retrace Compensation <br> 5-6 YO Delay Compensation <br> 5-10. Band Overlap Compensation |
| 4-2. Output Amplitude Maximum Leveled Power Output Power Variations | 5-12. ALC Adjustment <br> 5-14. ALC Internally Leveled Flatness <br> 5-16. ALC Gain Adjustment |
| Power Level Accuracy | 5-12. ALC Adjustment <br> 5-14. ALC Internally Leveled Flatness <br> 5-16. ALC Gain Adjustment |
| Power Sweep | 5-17. Power Sweep |
| 4-3. Frequency Stability Test 4-4. Residual FM Test |  |
| 4-5. Spurious Signal Test | 5-8 SRD Bias |
| 4-6. External Frequency Modulation Test | 5-18. FM Driver Adjustments |
| 4-7. Square-Wave On/Off Ratio and Symmetry Test | 5-17. ALC Gain Adjustment |
| 4-8. Step Attenuator Accuracy Test (Option 002) |  |

## 4-1. Frequency Range and Accuracy Test

## SPECIFICATION

Frequency Range: 0.01 to 20.0 GHz
Frequency Accuracy: $\left(25^{\circ} \pm 5^{\circ} \mathrm{C}\right)$ :

| Bands (GHz) | $\mathbf{0 . 0 1 ~ t o ~ 2 . 4 ~}$ | $\mathbf{2 . 4}$ to 7.0 | $\mathbf{7 . 0}$ to 13.5 | $\mathbf{1 3 . 5}$ to 20.0 | 0.01 to 20.0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CW Mode | $\pm 5 \mathrm{MHz}$ | $\pm 5 \mathrm{MHz}$ | $\pm 10 \mathrm{MHz}$ | $\pm 10 \mathrm{MHz}$ |  |
| All Sweep Modes | $\pm 15 \mathrm{MHz}$ | $\pm 20 \mathrm{MHz}$ | $\pm 25 \mathrm{MHz}$ | $\pm 30 \mathrm{MHz}$ | $\pm 50 \mathrm{MHz}$ |
| Frequency Markers | $\pm 15 \mathrm{MHz}$ | $\pm 20 \mathrm{MHz}$ | $\pm 25 \mathrm{MHz}$ | $\pm 30 \mathrm{MHz}$ | $\pm 50 \mathrm{MHz}$ |
|  | $\pm 0.5 \%$ of | $\pm 0.5 \%$ of | $\pm 0.5 \%$ of | $\pm 0.5 \%$ of | $\pm 05 \%$ of |
|  | sweep width | sweep width | sweep width | sweep width | sweep width |

## DESCRIPTION

A frequency counter is used to check frequency range and accuracy in the CW mode. The frequency counter is also used to check swept frequency accuracy and markers in the START/STOP mode


Figure 4-1. Frequency Range and CW Accuracy Test Setup

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Frequency Counter | HP 5343A |
| 10 dB Attenuator | HP 8493C Option 010 |
| Adapter Type-N (m) to 3.5 mm (f) | HP Part No. 1250-1744 |
| Adapter Type-N (m) to BNC (m) | HP Part No. 1250-1533 |
| Cables (2), SMB (f) to BNC (m) | Part No. 08350-60039 |

## 4-1. Frequency Range and Accuracy Test (Cont'd)

## PROCEDURE

1. Connect the equipment as shown in Figure 4-1 and press [INSTR PRESET] on the HP 8350/83592A. Allow at least one hour warm-up. Note that the sweep oscillator display indicates a start frequency of 10 MHz and a stop frequency of 20.0 GHz .
2. On the frequency counter, set the controls as follows:
LINE
ON
SAMPLE RATE minimum (full CCW)
Range Connector As required
Impedance Switch $\quad 50 \Omega$
ACQ TIME (rear panel) FAST

NOTE: Before proceeding with the test, perform the front panel frequency callbration located in Section 3.

## Frequency Range

3. On the sweep oscillator/RF plug-in, set CW to the start frequency of the RF plug-in. If the frequency counter reads greater than 10 MHz , rotate the HP 8350 CW control counterclockwise until the frequency counter reads 10.00 MHz or lower. Record this reading on the test record.
4. Set the CW control to the high end frequency of the RF plug-in. If the frequency counter reads lower than 20.0 GHz , rotate the CW control clockwise until the frequency counter reads $\mathbf{2 0 . 0 0 0}$ GHz or higher. Record this reading on the test record.

## CW Frequency Accuracy

Table 4-2. CW Frequency Accuracy

| Bands (Accuracy) |  |  |  |
| :---: | :---: | :---: | :---: |
| Band $\mathbf{0}$ ( $\pm \mathbf{5 ~ M H z )}$ | Band 1 ( $\pm \mathbf{5} \mathbf{~ M H z )}$ | Band 2 ( $\pm 10 \mathrm{MHz})$ | Band 3 ( $\pm 10 \mathrm{MHz}$ ) |
| 10 MHz | 4.0 GHz | 10 GHz | 17.0 GHz |
| 1.0 GHz | 2.5 GHz | 7.1 GHz | 14.0 GHz |
| 2.4 GHz | 7.0 GHz | 13.5 GHz | 20.0 GHz |

5. Check the CW frequency accuracy for each CW frequency listed in Table 4-2. Verify that the frequency counter indication at these points is within the accuracy tolerance specified. Follow the sequence of frequencies listed for each band from top to bottom to avoid band crossover problems. Record the readings on the test record.

## 4-1. Frequency Range and Accuracy Test (Cont'd)

Swept Frequency Accuracy
Table 4-3. Swept Frequency Accuracy

| Band | Start | Stop | Tolerance |
| :---: | :---: | :---: | :---: |
| Full Band | 10 MHz | 200 GHz | $\pm 50 \mathrm{MHz}$ |
| Band 0 | 10 MHz | 2.4 GHz | $\pm 15 \mathrm{MHz}$ |
| Band 1 | 2.4 GHz | 7.0 GHz | $\pm 20 \mathrm{MHz}$ |
| Band 2 | 7.0 GHz | 135 GHz | $\pm 25 \mathrm{MHz}$ |
| Band 3 | 13.5 GHz | 20.0 GHz | $\pm 30 \mathrm{MHz}$ |

6. On the frequency counter, press [RESET] [SWP M] (light on), [Blue Key] [1 kHz]
7. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] and set the sweep time to 105 msec .
Enter the start and stop frequencies for the band you wish to check (see Table 4-3).
8. Press [START] [SHIFT] and [M2]. Check the frequency counter reading for a start frequency listed in Table 4-3 and record the reading on the test record.
9. Press [STOP] [SHIFT] and [M2]. Check the frequency counter reading for a stop frequency listed in Table 4-3 and record the reading on the test record.
10. Repeat steps 6 through 9 for each band.

Frequency Marker Accuracy
Table 4-4. Frequency Marker Accuracy

| Band | Sweep Range Start Stop | Marker Frequencies |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M1 | M2 | M3 | M4 | M5 | Tolerance |
| Full Band | 0.01 to 20 GHz | 1 GHz | 4 GHz | 8 GHz | 14 GHz | 18 GHz | $\pm 150 \mathrm{MHz}$ |
| Band 0 | 0.01 to 2.4 GHz | 1 GHz | 2 GHz | - | - | - | $\pm 26 \mathrm{MHz}$ |
| Band 1 | 2.4 to 7.0 GHz | 3.0 GHz | 6.0 GHz | - | - | - | $\pm 43 \mathrm{MHz}$ |
| Band 2 | 7 to 13.5 GHz | 8.0 GHz | 12 GHz | - | - | - | $\pm 58 \mathrm{MHz}$ |
| Band 3 | 13.5 to 20 GHz | 15.0 GHz | 180 GHz | - | - | - | $\pm 63 \mathrm{MHz}$ |

11. On the HP 8350, press [INSTR PRESET]. Set the sweep time to 105 msec . Set the start/stop frequencies for the first sweep range as listed in Table 4-4. Set the markers to the frequencies listed in Table 4-4 as they correspond to the particular sweep range.
12. Press [SHIFT] [M2], and the first marker. Verify that the frequency counter reads within the tolerance given in Table 4-4. Record the reading on the test record. Repeat for each of the remaining markers in the sweep range.
13. Repeat for each frequency range in Table 4-4 and for each marker in that frequency range. Record the readings on the test record.

## 4-1A. Alternate Swept Frequency and Marker Accuracy Test



Figure 4-1A. Alternate Swept Frequency Accuracy Test Setup

## EQUIPMENT

Sweep Oscillator Mainframe ..... HP 8350
Crystal Detector ..... HP 8473C
Frequency Counter ..... HP 5343A
Oscilloscope ..... HP 1741A
Frequency Meters:
0.96 to 4.2 GHz ..... HP 536A
3.7 to 12.4 GHz ..... HP 537A
12.4 to 18.0 GHz ..... HP 532A
18.0 to 26.5 GHz ..... HP K532A
Adapter Type-N (m) to BNC (m) HP Part No. 1250-1533
Adapter Type-N (m) to Type-N (m) HP Part No. 1250-0778
Adapter Type-N (m) to 3.5 mm (f) HP Part No. 1250-1744Adapters (Waveguide to Coax)
12.4 to 18.0 GHz . . ........................ HP P281C Option 013
18.0 to 26.5 GHz ..... HP K281C

## PROCEDURE

1A. Connect equipment as shown in Figure 4-1A. Use the frequency meter necessary to cover the tested frequency range of the HP 83592A.

## 4-1A. Alternate Swept Frequency and Marker Accuracy Test (Cont'd)

2A. On the sweep oscillator/RF plug-in:
Press [INSTR PRESET] and then set sweep time to 105 msec .
NOTE: To use the frequency meters for swept and marker frequency accuracy, first calibrate the frequency meters. Calibrate meters by using the frequency counter to set the HP 8350 swept CW frequency to each frequency listed on the test record, then connect the oscilloscope and adjust the frequency meter to dip trace. Record the difference between actual and frequency meter reading.

## Swept Frequency Accuracy

3A. Adjust the frequency meter to move the notch on oscilloscope trace to the start frequency. Check and record corrected frequency meter reading on test record.

4A. Adjust frequency meter to move the notch on oscilloscope trace to the stop frequency. Check and record corrected frequency meter reading on test record.

Frequency Marker Accuracy
5A. On the sweep oscillator/RF plug-in:
Press [INSTR PRESET] and set sweep time to 105 msec .
6A. Set the HP 8350 frequency markers to the frequencies listed in Table 4-4. Adjust the frequency meter notch over each marker and record the corrected frequency meter reading on the test record.

## 4-2. Output Amplitude Test

## SPECIFICATION

| Specification | Frequency Bands (GHz) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0.01 to 2.4 | 2.4 to 7.0 | 7.0 to 13.5 | 13.5 to 18.6 | 18.6 to 20.0 |
| Maximum Leveled Output Power $\left(25^{\circ} \mathrm{C}\right)$ | $+10 \mathrm{dBm}$ | $+10 \mathrm{dBm}$ | $+10 \mathrm{dBm}$ | +10 dBm | $+8 \mathrm{dBm}$ |
| With Option 002 | $+10 \mathrm{dBm}$ | +8.5 dBm | +8dBm | $+7 \mathrm{dBm}$ | +7 dBm |
| Power Level Accuracy ${ }^{12}$ (Internally Leveled) | $< \pm 1.5 \mathrm{~dB}$ | $< \pm 1.3 \mathrm{~dB}$ | $< \pm 1.3 \mathrm{~dB}$ | $< \pm 1.4 \mathrm{~dB}$ | $< \pm 14 \mathrm{~dB}$ |
| With Option 002 (at 0 dB attenuator step) | $< \pm 1.7 \mathrm{~dB}$ | $< \pm 1.5 \mathrm{~dB}$ | $< \pm 1.5 \mathrm{~dB}$ | $< \pm 1.6 \mathrm{~dB}$ | $< \pm 1.6 \mathrm{~dB}$ |

Minimum Settable Power: -5 dBm
With Option 002: $\quad-75 \mathrm{dBm}$
Power Variation (at specified Maxımum Leveled Power or below):

| Specification | Frequency Bands (GHz) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0.01 to 2.4 | 2.4 to 7.0 | 7.0 to 13.5 | 13.5 to 20.0 |
| Internally Leveled | $\pm 0.9 \mathrm{~dB}$ | $\pm 0.7 \mathrm{~dB}$ | $\pm 0.7 \mathrm{~dB}$ | $\pm 0.8 \mathrm{~dB}$ |

## DESCRIPTION

A power meter is used to check power level accuracy, maximum leveled output power, and power variations.


Figure 4-2. Output Amplitude Test Setup

## 4-2. Output Amplitude Test (Cont'd)

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Power Meter | HP 436A |
| Power Sensor |  |
| 10 MHz to 18 GHz | HP 8481A |
| 50 MHz to 26.5 GHz | HP 8485A |
| 10 dB Attenuator | HP 8493C Option 010 |
| Adapter Type-N (m) to 3.5 mm (f) | HP Part No. 1250-1744 |

## PROCEDURE

1. Connect the equipment as shown in Figure 4-2. Do not connect the power meter/sensor to the HP 83592A power output. Allow at least one hour of warm-up.
2. On the power meter/sensor:

Press [dBm] mode.
Zero and calibrate the power meter. Set the CAL FACTOR to $100 \%$. By leaving the CAL FACTOR set at $100 \%$ it ensures minimum specifications will be met.
3. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET]. Press SWEEP [MAN].
Maximum Leveled Power
Table 4-5. Frequency and Power Settings

| Frequency Range | Maximum Leveled Power |  | Power Sweep Range |  | Power Level Accuracy |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (Standard) | (Option 002) | (Standard) | (Option 002) | Standard | (Option 002) |
| 0.01 to 2.4 GHz | +10 dBm | +10 dBm | $15 \mathrm{~dB} / \mathrm{SWP}$ | $14 \mathrm{~dB} / \mathrm{SWP}$ | $< \pm 1.5 \mathrm{~dB}$ | $< \pm 1.7 \mathrm{~dB}$ |
|  | +10 dBm | +8.5 dBm | $15 \mathrm{~dB} / \mathrm{SWP}$ | $13 \mathrm{~dB} / \mathrm{SWP}$ | $< \pm 1.3 \mathrm{~dB}$ | $< \pm 1.5 \mathrm{~dB}$ |
| 7.0 to 13.5 GHz | +10 dBm | +8 dBm | $15 \mathrm{~dB} / \mathrm{SWP}$ | $13 \mathrm{~dB} / \mathrm{SWP}$ | $< \pm 1.3 \mathrm{~dB}$ | $< \pm 1.5 \mathrm{~dB}$ |
| 13.5 to 18.6 GHz | +10 dBm | +7 dBm | $15 \mathrm{~dB} / \mathrm{SWP}$ | $12 \mathrm{~dB} / \mathrm{SWP}$ | $< \pm 1.4 \mathrm{~dB}$ | $< \pm 1.6 \mathrm{~dB}$ |
| 18.6 to 20 GHz | +8 dBm | +5 dBm | $12 \mathrm{~dB} / \mathrm{SWP}$ | $9 \mathrm{~dB} / \mathrm{SWP}$ | $< \pm 14 \mathrm{~dB}$ | $< \pm 1.6 \mathrm{~dB}$ |

4. Connect the power meter/sensor to the RF plug-in power output.
5. On the sweep oscillator/RF plug-in:

Set the start/stop frequencies and power level for the first frequency range listed in Table 4-5.
Slowly tune the FREQUENCY/TIME control and note the minimum power level in the range. Set the frequency at this low power point, press [MAN] $[\mathrm{X}][\mathrm{X}][\mathrm{d}][\mathrm{X}][\mathrm{X}]$.

## 4-2. Output Amplitude Test (Cont'd)

6. Adjust the POWER LEVEL control for a power meter reading equal to the specified maximum leveled output power (subtract out the attenuation caused by the attenuator). Note and record the power level on the test record.

Repeat steps 5 and 6 for the remanning frequency ranges listed in Table 4-5
NOTE: If any readings exceed the specification, repeat the test using the exact CAL FACTOR information listed on the power sensor and the calibration data provided for the attenuator. By using this information you can reduce the measurement uncertainty to $\pm 0.5 \mathrm{~dB}$.

Output Power Variation
Table 4-6. Output Power Variations

| Specification | Frequency Range |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0.01 to 2.4 | 2.4 to 7.0 | 7.0 to 13.5 | 13.5 to 20.0 |
| Internally Leveled | $\pm 0.9 \mathrm{~dB}$ | $\pm 0.7 \mathrm{~dB}$ | $\pm 0.7 \mathrm{~dB}$ | $\pm 0.8 \mathrm{~dB}$ |

7. On the power meter, press [dB REF].
8. On the sweep oscillator/RF plug-in:

Set the start/stop frequencies and power level for the first frequency range listed in Table 4-6.
Slowly tune the FREQUENCY/TIME control through the entire frequency range. Note and record the maximum power deviation on the test record.
9. On the power meter, press [dBm]. Record the data on the test record.
10. Repeat steps 7 through 9 for the remaining frequency range settings in Table 4-6.

## Power Level Accuracy

11. On the sweep oscillator/RF plug-in:

Set the start/stop frequencies and the power level for the first frequency range in Table 4-5 (0.01 to 2.40 GHz at +10 dBm ).
12. Slowly tune the FREQUENCY/TIME control through the entire frequency range and note the maximum power level variations above and below the displayed power level setting. Record these readings on the test record.
13. Press [POWER LEVEL] [STEP SIZE] [2]. Use the step down [ $\boldsymbol{*}$ ] key to step the power down 2 dB.
14. Repeat steps 12 and 13 to check the power level accuracy over the full calibrated range (down to $-5 \mathrm{dBm})$ and record the data on the test record.

## 4-2. Output Amplitude Test (Cont'd)

15. Repeat steps 11 through 14 at the remaining frequency ranges and power levels listed in Table 4-5

Power Sweep Range
16. Press the following keys on the sweep oscillator/RF plug-in:"
[START] [1] [0] [MHz]
[STOP] [2] [.] [4] [GHz]
[SHIFT] [CW]
[TIME] [1] [0] [sec]
[POWER SWEEP] (light on)
17. Adjust the power sweep for maximum leveled power (UNLEVELED light off). Observe the power meter display to verify a power sweep from at least -5 dBm to +10 dBm . Record the power meter level change from start to stop frequencies on the test record.

18 Press [POWER SWEEP] to turn the power sweep function off.
19. Repeat steps 16 through 18 at the remaining frequency ranges listed in Table 4-5. Record the results of the power meter level change from start to stop frequencies on the test record.

## 4-3. Frequency Stability Test

## SPECIFICATION

| Specification | Frequency Bands (GHz) |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | 0.01 to 2.4 | 2.4 to 7.0 | 7.0 to 13.5 | 13.5 to 20.0 |
| Stability |  |  |  |  |
| With 10 dB Power Level Change | $\pm 200 \mathrm{kHz}$ | $\pm 200 \mathrm{kHz}$ | $\pm 400 \mathrm{kHz}$ | $\pm 600 \mathrm{kHz}$ |
| With 3:1 Load SWR | $\pm 100 \mathrm{kHz}$ | $\pm 100 \mathrm{kHz}$ | $\pm 200 \mathrm{kHz}$ | $\pm 300 \mathrm{kHz}$ |

## DESCRIPTION

A frequency counter is used to check frequency change due to output power level changes and load impedance changes.

## EQUIPMENT

Sweep Oscillator Mainframe ..... HP 8350
Frequency Counter ..... HP 5343A
10 dB Attenuator ..... HP 8493C Option 010
Short ..... HP 11565A
3 dB Attenuator ..... HP 8493C Option 003
16 dB Coupler ..... HP Part No. 0955-0125
Type-N (m) to $3.5 \mathrm{~mm}(\mathrm{~m})$ ..... HP Part No. 1250-1743
Adapter Type-N (m) to BNC (m) HP Part No. 1250-1533
Adapter Type-N (m) to 3.5 mm (f) HP Part No. 1250-1744

## 4-3. Frequency Stability Test (Cont'd)

## PROCEDURE



Figure 4-3. Frequency Change with 10 dB Power Level Change Test Setup
Frequency Change with $10 d B$ Power Level Change

1. Connect the equipment as shown in Figure 4-3. Turn the equipment on and press [INSTR PRESET] on the sweep oscillator/RF plug-in. Allow one hour warm-up.
2. On the sweep oscillator/RF plug-in, press:
[CW] [1] [GHz]
[POWER LEVEL] [0] [dBm].
To minimize drift, allow 5 minutes before continuing with the test.
3 On the frequency counter, rotate the SAMPLE RATE knob to HOLD. Press [SET] [OFS MHz] [Blue Key]. Rotate the frequency counter SAMPLE RATE knob counterclockwise to its original position.
3. On the sweep oscillator/RF plug-in, press [POWER LEVEL] [1] [0] [dBm].
4. Verify that the frequency change is less than that given in Table 4-7. Record the reading on the test record. Reset the RF plug-in output power to 0 dBm .
5. Repeat steps 2 through 5 for the remaining frequencies listed Table 4-7.

Table 4-7. Frequency Change with 10 dB Power Level Change

| Band | CW Frequency | Frequency Change |
| :---: | :---: | :---: |
| Band 0 | 1.0 GHz | $\pm 200 \mathrm{kHz}$ |
| Band 1 | 6.0 GHz | $\pm 200 \mathrm{kHz}$ |
| Band 2 | 12.0 GHz | $\pm 400 \mathrm{kHz}$ |
| Band 3 | 18 GHz | $\pm 600 \mathrm{kHz}$ |

## 4-3. Frequency Stability Test (Cont'd)



Figure 4-4. Frequency Change with 3:1 Load SWR Test Setup
Frequency Change with 3.1 Load SWR
7. Connect the equipment as shown in Figure 4-4.
8. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [CW] [1] [GHz].
Press [POWER LEVEL] [6] [dBm]. To minımıze drift, allow five minutes before continuing with the test.
9. On the frequency counter:

Rotate the SAMPLE RATE knob to HOLD.
Press [SET] [OFS MHz] [Blue Key].
Rotate the frequency counter SAMPLE RATE knob counterclockwise, to its original position.
10. Move the adjustable short through its range and observe the frequency counter for the greatest positive and negative frequency change. Check that the peak-to-peak change is less than that given in Table 4-8. Record the reading on the test record.
11. Repeat steps 8 through 10 for the remaining frequencies listed in Table 4-8.

Table 4-8. Frequency Change with 3:1 Load SWR

| Band | CW Frequency | Frequency Change |
| :---: | :---: | :---: |
| Band 0 | 1.0 GHz | $\pm 100 \mathrm{kHz}$ |
| Band 1 | 6.0 GHz | $\pm 100 \mathrm{kHz}$ |
| Band 2 | 12.0 GHz | $\pm 200 \mathrm{kHz}$ |
| Band 3 | 18 GHz | $\pm 300 \mathrm{kHz}$ |

## 4-4. Residual FM Test

## SPECIFICATION

10 Hz to 10 kHz Bandwidth: (CW mode with CW Filter on)
0.01 to 2.4 GHz 2.4 to $7.0 \mathrm{GHz} \quad 7.0$ to 13.5 GHz 13.5 to 20 GHz $<5 \mathrm{kHz}<5 \mathrm{kHz}<7 \mathrm{kHz}<9 \mathrm{kHz}$

## DESCRIPTION

The RF output of the HP 83592A is down converted by the spectrum analyzer with direct readings made using a measuring receiver.


Figure 4-5. Residual FM Test Setup

## EQUIPMENT

Sweep Oscillator Mainframe ..... HP 8350
Spectrum Analyzer ..... HP 8566B
Measuring Receiver ..... HP 8902A
Adapter BNC (f) to Type-N (m) ..... HP Part No. 1250-0780

## 4-4. Residual FM Test (Cont'd)

## PROCEDURE

1. Connect the equipment as shown in Figure 4-5. Allow at least one hour warm-up.
2. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [CW] [1] [GHz]. Check that the CW filter is on (light on).
3. On the spectrum analyzer, press the following keys:
[INSTRUMENT PRESET]
[CENTER FREQUENCY] [1] [GHz]
[PEAK SEARCH]
[MKR $\rightarrow$ REF LVL]
[RES BW] [1] [MHz]
[FREQUENCY SPAN] [5] [0] [GHz]
Use the PEAK SEARCH and MKR $\rightarrow$ CF functions as necessary to keep the signal in the center of the screen. Then press:
[FREQUENCY SPAN] [0] [GHz]
The spectrum analyzer is now being used as a down converter only.
4. On the measuring receiver, press the following keys:
[INSTRUMENT PRESET]
HIGH PASS FILTER [50 Hz]
LOW PASS FILTER [ 15 kHZ ]
[FM] [AUTOMATIC OPERATION]
[PEAK + ] [PEAK HOLD]
Wait 30 seconds and record the displayed residual FM on the test record.
5. Repeat steps 2 through 4 with the CW of the sweep oscillator/RF plug-in and the center frequency of the spectrum analyzer set to $4 \mathrm{GHz}, 10 \mathrm{GHz}$ and then 15 GHz .

## 4-4A. Alternate Residual FM Test

## DESCRIPTION

The CW RF output signal is slope-detected by using the linear portion of a spectrum analyzer resolution bandwidth filter in the zero-span mode.


Figure 4-5A. Residual FM Test Setup

## EQUIPMENT

Sweep Oscillator Mainframe ..... HP 8350
Spectrum Analyzer ..... HP 8566B

## PROCEDURE

1A. Connect the equipment as shown in Figure 4-5A. Allow equipment to warm up for 30 minutes.
2A. On the sweep oscillator/RF plug-in, press the following keys:
[INSTR PRESET]
[CW] [4] [GHz]
3A. On the spectrum analyzer, press the following keys:
[INSTRUMENT PRESET]
[CENTER FREQUENCY] [4] [GHz]
[FREQUENCY SPAN] [5] [0] [MHz]
[PEAK SEARCH]
[MKR $\rightarrow$ CF]
[MKR $\rightarrow$ REF LVL]
[VIDEO BW] [1] [0] [kHz]
[RES BW] [1] [0] [0] [kHz]
SCALE [LIN]

## 4-4A. Alternate Residual FM Test (Cont'd)

Use the PEAK SEARCH and MKR $\rightarrow$ CF functions as necessary to keep the signal in the center of the screen.

Press [FREQUENCY SPAN] and step [ $\quad$ ] key to span down to 0 Hz . When 100 Hz frequency span is reached, press the following keys:
[FREQUENCY SPAN] [0] [Hz]
[SWEEP TIME] [1] [0] [sec]
4A. Press [CENTER FREQUENCY] and use the RPG (Rotary Puise Generator) control to keep the signal between the 5th and 8th division from bottom screen. Refer to Figure 4-6.


Figure 4-6. Residual FM Signal as displayed on a Spectrum Analyzer

5A. Note the maximum peak-to-peak deviation to verify the residual FM is within tolerance and record the data on the test record.

NOTE: The vertical sensitivity (5th through 8th graticules only) is $11.1 \mathrm{kHz} / \mathrm{div}$.
6A. Repeat steps 2A through 5A with the CW of the sweep oscillator/RF plug-in and the center frequency of the spectrum analyzer set to $4 \mathrm{GHz}, 10 \mathrm{GHz}$, and then 15 GHz . Record the results on the test record.

## 4-5. Spurious Signal Test

SPECIFICATION (below the fundamental at specified maximum leveled power; $20^{\circ}$ to $30^{\circ} \mathrm{C}$ ).

| Specification | Frequency Bands (GHz) |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 . 0 1}$ to 2.4 | $\mathbf{2 . 4}$ to $\mathbf{7 . 0}$ | $\mathbf{7 . 0}$ to 13.5 | $\mathbf{1 3 . 5}$ to 20.0 |  |
| Harmonic Related <br> (in dB below carrier) <br> Non-Harmonics | $>20 \mathrm{~dB}$ | $>25 \mathrm{~dB}$ | $>25 \mathrm{~dB}$ | $>25 \mathrm{~dB}$ |  |

## DESCRIPTION

The RF output signal from the sweep oscillator is displayed on a spectrum analyzer to verify that harmonic and non-harmonic spurious signals are at or below the specified level.


Figure 4-7. Spurious Signals Test Setup

## EQUIPMENT

Sweep Oscillator Mainframe .................................... . HP 8350
Spectrum Analyzer HP 8566B

## PROCEDURE

1. Connect the equipment as shown in Figure 4-7 and allow at least one hour warm-up.

## 4-5. Spurious Signal Test (Cont'd)

2. On the spectrum analyzer press the following keys:
[INSTR PRESET]
[START FREQ] [1] [0] [MHz]
[STOP FREQ] [2] [0] [GHz].
[ATTEN] [3] [0] [+dBm].
[REFERENCE LEVEL] [1] [0] [+dBm].
3. On the sweep oscillator/RF plug-in press:
[INSTR PRESET]
[START] [1] [0] [MHz]
[STOP] [2] [.] [4] [GHz]
[CW] [1] [0] [MHz]. Check that CW Filter is on (light on).
[POWER LEVEL] [1] [0] [dBm].
4. On the sweep oscillator/RF plug-in, adjust the CW control through the entire RF plug-in frequency range ( 0.01 to 2.4 GHz ) and check for harmonic and non-harmonic spurious signals (see SPECIFICATIONS). Record the data on the test record.
5. Repeat step 4 for sweep ranges of 2.4 to $7.0,7.0$ to 13.5 GHz , and 13.5 to 20 GHz . Record the results on the test record.

NOTE: The spectrum analyzer originates some mixing products that may appear on the display. To determine if a signal is a mixing product, increase the spectrum analyzer input attenuation by 10 dB and note if the signal decreases in amplitude by 10 dB . Return the attenuation to the original position. If the signal in question comes from an external source, it will change by 10 dB as the attenuation is increased. If the signal in question originates in the spectrum analyzer, the signal level will change by greater or less that 10 dB , or it will not change at all.

Rotating the HP 8350 CW control can generate noise spikes. These signals should disappear when you stop rotating the CW control.

If you find a spurious signal that appears out of specifications, first ensure that the fundamental signal amplitude is at the maximum specified power level, then check the spurious level by substituting a known amplitude signal on the spectrum analyzer.

## 4-6. External Frequency Modulation Test

## SPECIFICATION

| Modulation Frequency | Cross-Over Coupled | Direct Coupled |
| :--- | :---: | :---: |
| DC to $100 \mathrm{~Hz}:$ | $\pm 75 \mathrm{MHz}$ | $\pm 12 \mathrm{MHz}$ |
| 100 Hz to $1 \mathrm{MHz}:$ | $\pm 7 \mathrm{MHz}$ | $\pm 7 \mathrm{MHz}$ |
| 1 MHz TO $2 \mathrm{MHz}:$ | $\pm 5 \mathrm{MHz}$ | $\pm 5 \mathrm{MHz}$ |
| 2 MHz to $10 \mathrm{MHz}:$ | $\pm 1 \mathrm{MHz}$ | $\pm 1 \mathrm{MHz}$ |

## DESCRIPTION

The RF output is modulated with a $100 \mathrm{~Hz}, 1 \mathrm{MHz}, 2 \mathrm{MHz}$, and 10 MHz external signal. The 100 Hz deviation is measured directly on a spectrum analyzer. The deviation at higher frequencies is measured using a delay line discriminator and an oscilloscope to observe an increase in the modulation until distortion occurs. The frequency change is measured on a frequency counter.


Figure 4-8. 100 Hz External Frequency Modulation Test Setup

## 4-6. External Frequency Modulation Test (Cont'd)

## EQUIPMENT

| Sweep Oscillator Mainframe | 8350 |
| :---: | :---: |
| Spectrum Analyzer | HP 8566B |
| Oscilloscope | HP 1741A |
| Frequency Counter | HP 5343A |
| Function Generator/Synthesizer | HP 3325A |
| 10 dB Attenuator | HP 8493C Option 010 |
| Power Splitter | HP 11667B |
| Delay Line Discriminator | See Figure 1-3 |
| 50 Ohm Feedthru Termination | HP 10100C |
| BNC tee | HP Part No. 1250-1781 |
| Adapter BNC (m) to Type-N (f) | HP Part No. 1250-1534 |
| Adapter Type-N (m) to 3.5 mm (m) | HP Part No. 1250-1743 |

## PROCEDURE

## 100 Hz Modulation

1. Ensure that the RF plug-in configuration switch (A3S1) is set to $-20 \mathrm{MHz} / \mathrm{V}$, Direct Coupled FM (see Section 5, for details on how to set A3S1)
2. Connect the equipment as shown in Figure 4-8. Turn all instruments on and allow them to warmup for 30 minutes
3. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] and [CW] [1] [GHz].
Press [DISPL BLANK] to turn off the display blanking (light off).
Press [CW FILTER] to turn the filter off (light off).
4. On the spectrum analyzer press:
[INSTRUMENT PRESET] [0-2.5 GHz].
[PEAK SEARCH] [SIGNAL TRACK] [MKR $\rightarrow$ CF] [FREQUENCY SPAN] [1] [GHz] [SIGNAL TRACK].
5. On the function generator/synthesizer:

Set the frequency to a 100 Hz sinewave, with minimum amplitude.
Use the modify and step up keys to slowly increase the amplitude Monitor the signal on the spectrum analyzer. Deviation from the center line should be symmetrical at first, and become nonsymmetrical as deviation increases.
6. Note the point at which the deviation becomes non-symmetrical and verify that the modulation is greater than $\pm 12 \mathrm{MHz}$. Record this reading on the test record.

## 4-6. External Frequency Modulation Test (Cont'd)



Figure 4-9. Test Setup for $>100 \mathrm{~Hz}$ Frequency Modulation
FM Modulation $>100 \mathrm{~Hz}$
7. Connect the equipment as shown in Figure 4-9. Do not connect the function generator/synthesizer.
8. On the oscilloscope, set both inputs to 50 ohms.
9. On the functon generator/synthesizer, set the frequency to 1 MHz . Set the output amplitude to 0.1 volt peak-to-peak.
10. On the sweep oscillator/RF plug-in:

Press [CW] and adjust the CW VERNIER for a delay line discriminator output of OV, as observed on Channel A of the oscilloscope. Note the frequency counter reading.
11. Connect the function generator/synthesizer output to the rear panel FM INPUT, and adjust the oscilloscope (Channel A) for a clear display of the function generator/synthesizer sinewave. If the output is offset, the test is invalid.
12. On the function generator/synthesizer, increase the output amplitude until the deviation displayed on Channel A becomes non-symmetrical or distorted. Use the oscilloscope Channel B to monitor the function generator/synthesizer output.
13. On the oscilloscope, mark the positive and negative peaks of the sinewave displayed on Channel A with a grease pencil.

## 4-6. External Frequency Modulation Test (Cont'd)

14. On the sweep oscillator/RF plug-in, disconnect the function generator/synthesizer from the FM INPUT, and adjust the CW/CW VERNIER to the grease pencil marks. Note the frequency counter readings
15. Calculate the difference between the frequency counter reading in step 10 and the readings in step 14. Verify that the difference is greater than $\pm 7 \mathrm{MHz}$. Record this reading on the test record.
16. Set the function generator/synthesizer to 2 MHz then 10 MHz repeating steps 9 through 15 for each frequency and record the results on the test record.

## 4-7. Square-Wave On/Off Ratio and Symmetry Test

## SPECIFICATION

| On/Off Ratio. | $>30 \mathrm{~dB}$ |
| :--- | :--- |
| Symmetry |  |

## DESCRIPTION

The On/Off ratio is checked on the amplitude axis of a video triggered spectrum analyzer display. The symmetry is checked by calculating the On/Off ratio on the horizontal axis.


Figure 4-10. AM On/Off Ratio and Square-Wave Symmetry Test Setup

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| 10 dB Attenuator | HP 8493C Option 010 |
| Spectrum Analyzer | HP 8566B |
| Adapter Type-N (m) to 3.5 mm (f) | HP Part No. 1250-1744 |
| Adapter Type-N (m) to $3.5 \mathrm{~mm}(\mathrm{~m})$ | HP Part No. 1250-1743 |

## PROCEDURE

1. Connect the equipment as shown in Figure 4-10. Turn all instruments on and allow them to warmup for 30 minutes.
2. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [CW] [4] [GHz].
Press [POWER LEVEL] [1] [0] [dBm].
Press [ธ $\checkmark$ MOD] to turn square-wave modulation on (ight on).

## 4-7. Square-Wave On/Off Ratio and Symmetry Test (Cont'd)

3. On the spectrum analyzer, press the following keys-
[INSTRUMENT PRESET]
[CENTER FREQUENCY] [4] [GHz]
[PEAK SEARCH]
[MKR $\rightarrow$ REF LVL]
[SIGNAL TRACK]
[ATTEN] verify or set [1] [0] [ +dBm ]
[FREQUENCY SPAN] [5] [0] [MHz]
[RES BW] verify or set [3] [MHz]
[ZOOM]
[FREQUENCY SPAN] [0] [GHz]
[SIGNAL TRACK]
TRIGGER [VIDEO]
For 1kHz: SWEEP [TIME] [.] [5] [msec].
For 27.775 kHz : SWEEP [TIME] [5] [0] [ $\mu \mathrm{sec}$ ]
4. On the spectrum analyzer, adjust the reference level, if necessary, to set the signal to the top of the display. Adjust the video trigger LEVEL for a stable signal. Verify that the On/Off ratio (peak-topeak signal variation) is greater than the value given on the test record.
5. Verify that the square-wave symmetry is between 40 and 60 percent. Record the data on the test record

## 4-8. Step Attenuator Accuracy (Option 002) Test

## SPECIFICATION

Accuracy ( $\pm \mathrm{dB}$ referenced from the 0 dB setting):

| Attenuator <br> Accuracy | Attenuator Setting (dB) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 20 | 30 | 40 | 50 | $\mathbf{6 0}$ | $\mathbf{7 0}$ |
| 0.01 to 12.4 GHz | 0.6 | 0.7 | 0.9 | 1.8 | 2.0 | 2.2 | 2.3 |
| 12.4 to 18 GHz | 0.7 | 0.9 | 1.2 | 2.0 | 23 | 2.5 | 2.8 |
| 18 to 20 GHz | 0.9 | 1.5 | 2.5 | 3.0 | 3.2 | 3.3 | 3.5 |

## DESCRIPTION

The HP 83592A RF output is compared to a specially calibrated attenuator and displayed on a spectrum analyzer.


Figure 4-11. Attenuator Accuracy Test Setup

## 4-8. Step Attenuator Accuracy (Option 002) Test (Cont'd)

## EQUIPMENT

| Sweep Oscillator Mainframe | 350 |
| :---: | :---: |
| Step Attenuator | HP 8495D Option 890 |
| Spectrum Analyzer | HP 8566B |
| Adapters (2) Type-N (m) to $3.5 \mathrm{~mm}(\mathrm{~m})$ | HP Part No. 1250-1743 |

## PROCEDURE

1. Connect the equipment as shown in Figure 4-11. Turn the instruments on and allow 30 minutes to warm-up.
2. On the sweep oscillator/RF plug-in press:
[INSTR PRESET]
[CW] [5] [GHz]
[POWER LEVEL] [1] [0] [dBm]
[SHIFT] [SLOPE] (allows independent control of internal step attenuator).
3. Set the step attenuator to 70 dB .
4. On the spectrum analyzer, press the following keys:
[INSTRUMENT PRESET]
[CENTER FREQUENCY] [5] [GHz]
[ATTEN] [0] [+dBm]
[REFERENCE LEVEL] [7] [0] [-dBm]
[RES BW] [1] [0] [0] [kHz]
[VIDEO BW] [1] [0] [kHz]
[FREQUENCY SPAN] [ $\rightarrow$ ] until the signal is in view.
[VIDEO BW] [1] [0] [0] [Hz]
[ENTER dB/DIV] [2] [+dBm]
5. On the sweep oscillator/RF plug-in:

Press [POWER LEVEL] [STEP SIZE] [1] [0] [dBm].
6. Note the actual attenuation values on the step attenuator calibration report (option 890), at the frequency and attenuation steps in Table 4-10. Calculate the reference attenuator error for each step:

```
Attenuation Error \(=(C R A-C S A)-(R S-S S)\)
    CRA \(=\) Calibrated REference Attenuator
    CSA = Callbrated Step Attenuator
    RS \(=\) Reference Setting
    SS \(=\) Step Setting
```


## 4-8. Step Attenuator Accuracy (Option 002) Test (Cont'd)

For example, for a reference setting of 70 dB , the calculation for the 30 dB step setting is:

$$
\begin{aligned}
& \mathrm{RS}=50 \mathrm{~dB} \\
& \mathrm{SS}=30 \mathrm{~dB}
\end{aligned}
$$

The calibration report says that:
The 70 dB setting $=69.55 \mathrm{~dB}$
The 30 dB setting $=30.80 \mathrm{~dB}$
Attenuation Error $=(69.55-30.80)-(70-30)$

$$
=-1.25 \mathrm{~dB}
$$

7. On the spectrum analyzer:

Press [PEAK SEARCH] [MKR $\rightarrow$ CF] [ $\Delta$ ].
8. On the sweep oscillator/RF plug-in:

Press the step down [ $*$ ] key to increase the RF plug-in attenuation by 10 dB .
At the same time, decrease the attenuation on the step attenuator by 10 dB .
9. Wait for the spectrum analyzer to sweep 5 times before reading the measurement. Record the power level variation from the spectrum analyzer display window.
10. Algebraically add the attenuation error and deviation from the 0 reference, and record the sum in Table 4-10. Repeat steps 8 through 10 for the other attenuation values.
11. Repeat the entire procedure with the sweep oscillator/RF plug-in CW and the spectrum analyzer CF set to 15 GHz and then again for 19 GHz . Record the results on the test record.

Table 4-9. Attenuator Accuracy

| Attenuator <br> Accuracy | Attenuator Setting (dB) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{1 0}$ | $\mathbf{2 0}$ | $\mathbf{3 0}$ | $\mathbf{4 0}$ | $\mathbf{5 0}$ | $\mathbf{6 0}$ | $\mathbf{7 0}$ |  |
| 0.01 to 12.4 GHz | 0.6 | 0.7 | 0.9 | 1.8 | 2.0 | 2.2 | 2.3 |  |
| 12.4 to 18 GHz | 0.7 | 0.9 | 1.2 | 2.0 | 2.3 | 2.5 | 2.8 |  |
| 18 to 20 GHz | 0.9 | 1.5 | 2.5 | 3.0 | 3.2 | 3.3 | 3.5 |  |

Table 4-10. Performance Test Record (1 of 8)

| HP 83592A RF PLUG-IN Tested by |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial No. |  |  |  |  |  |
| Humidıty* |  |  |  |  |  |
| SPECIFICATIONS TESTED Limits | Step | TEST <br> Conditions | LOWER LIMIT | MEASURED VALUE | UPPER <br> LIMIT |
| 4-1. FREQUENCY RANGE AND ACCURACY TEST |  |  |  |  |  |
| Frequency Range | 3. | Start Frequency $=10 \mathrm{MHz}$ |  |  |  |
|  | 4. | Stop Frequency $=20.0 \mathrm{GHz}$ |  |  |  |
| CW Frequency Accuracy | 5. | CW Frequency $=10 \mathrm{MHz}$ | $5 \mathrm{MHz}$ |  | 15 MHz |
|  |  | CW Frequency $=1.0 \mathrm{GHz}$ | . 995 GHz |  | 1.005 GHz |
|  |  | CW Frequency $=2.4 \mathrm{GHz}$ | 2.395 GHz | $\qquad$ | 2.405 GHz |
|  |  | CW Frequency $=4.0 \mathrm{GHz}$ | 3.995 GHz | $\qquad$ | 4.005 GHz |
|  |  | CW Frequency $=2.5 \mathrm{GHz}$ | 2.495 GHz |  | 2.505 GHz |
|  |  | CW Frequency $=7.0 \mathrm{GHz}$ | 6.995 GHz |  | 7.005 GHz |
|  |  | CW Frequency $=10.0 \mathrm{GHz}$ | 9.99 GHz |  | 1001 GHz |
|  |  | CW Frequency $=7.1 \mathrm{GHz}$ | 7.09 GHz |  | 7.11 GHz |
|  |  | CW Frequency $=13.5 \mathrm{GHz}$ | 13.49 GHz |  | 13.51 GHz |
|  |  | CW Frequency $=17.0 \mathrm{GHz}$ | 16.99 GHz |  | 17.01 GHz |
|  |  | CW Frequency $=14.0 \mathrm{GHz}$ | 13.99 GHz |  | 14.01 GHz |
|  |  | CW Frequency $=20.0 \mathrm{GHz}$ | 19.99 GHz |  | 20.01 GHz |
| Swept Frequency Accuracy |  |  |  |  |  |
| Full Band | 8./3A. | Start $10 \mathrm{MHz} \pm 50 \mathrm{MHz}$ | 0 MHz |  | 60 MHz |
|  | 9./4A. | Stop $20 \mathrm{GHz} \pm 50 \mathrm{MHz}$ | 19.950 GHz |  | 20.05 GHz |
| Band 0 | 8./3A. | Start $10 \mathrm{MHz} \pm 15 \mathrm{MHz}$ | 0 MHz |  | 25 MHz |
|  | 9./4A. | Stop 2.4 GHz $\pm 15 \mathrm{MHz}$ | 2.385 GHz |  | 2.415 GHz |
| Band 1 | 8./3A. | Start 2.4 GHz $\pm 20 \mathrm{MHz}$ | 2.38 GHz |  | 2.420 GHz |
|  | 9./4A. | Stop 7.0 GHz $\pm 20 \mathrm{MHz}$ | 6.98 GHz |  | 7.02 GHz |
| Band 2 | 8./3A. | Start 7.0 GHz $\pm 25 \mathrm{MHz}$ | 6.975 GHz |  | 7.025 GHz |
|  | 9./4A. | Stop 13.5 GHz $\pm 25 \mathrm{MHz}$ | 13.475 GHz |  | 13.525 GHz |
| Band 3 | 8./3A. | Start 13.5 GHz $\pm 30 \mathrm{MHz}$ | 13.47 GHz |  | 13.53 GHz |
|  | 9./4A. | Stop $20.0 \mathrm{GHz} \pm 30 \mathrm{MHz}$ | 19.97 GHz |  | 20.03 GHz |

Table 4-10. Performance Test Record (2 of 8)

| SPECIFICATIONS TESTED Limits | Step | TEST Conditions | LOWER LIMIT | MEASURED VALUE | UPPER <br> LIMIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4-1. FREQUENCY RANGE AND ACCURACY TEST (cont'd.) |  |  |  |  |  |
| Frequency Marker Accuracy |  |  |  |  |  |
| Full Band | 12./6A. | $\mathrm{M1}$ at 1 GHz | . 85 GHz | - | 1.15 GHz |
|  |  | M2 at 4 GHz | 3.85 GHz | - | 4.15 GHz |
|  |  | M3 at 8 GHz | 7.85 GHz |  | 8.15 GHz |
|  |  | M4 at 14 GHz | 13.85 GHz |  | 1415 GHz |
|  |  | M5 at 18 GHz | 17.85 GHz |  | 18.15 GHz |
| Band 0 |  | M1 at 1 GHz | . 974 GHz | - | 1.026 GHz |
|  |  | M2 at 2 GHz | 1.974 GHz | - | 2.026 GHz |
| Band 1 |  | M1 at 3 GHz | 2957 GHz | - | 3.043 GHz |
|  |  | M2 at 6 GHz | 5957 GHz | - | 6.043 GHz |
| Band 2 |  | M1 at 8 GHz | 7.942 GHz | - | 8.058 GHz |
|  |  | M2 at 12 GHz | 11.942 GHz | - | 12.058 GHz |
| Band 3 |  | M1 at 15 GHz | 14.937 GHz |  | 15.063 GHz |
|  |  | M2 at 18 GHz | 17.937 GHz |  | 18.063 GHz |
| 4-2. OUTPUT AMPLITUDE TEST Standard or Option 004 |  |  |  |  |  |
| Maximum Leveled Power | 6 |  |  |  |  |
| 0.01 to 2.4 GHz |  | + 10 dBm | +10 dBm | - |  |
| 2.4 to 7.0 GHz |  | +10 dBm | +10 dBm | - |  |
| 7.0 to 13.5 GHz |  | +10 dBm | + 10 dBm |  |  |
| 13.5 to 18.6 GHz |  | +10 dBm | $+10 \mathrm{dBm}$ |  |  |
| 18.6 to 20 GHz |  | $+8 \mathrm{dBm}$ | +8 dBm |  |  |
| Output Power Variation |  |  |  |  |  |
| 0.01 to 2.4 GHz | 9 | $+10.0 \mathrm{dBm}$ | +9.1 dBm |  | +10.9 dBm |
| 2.4 to 7.0 GHz |  | $+10.0 \mathrm{dBm}$ | +9.3 dBm |  | +10.7 dBm |
| 7.0 to 13.5 GHz |  | $+10.0 \mathrm{dBm}$ | +9.3 dBm |  | +10.7 dBm |
| 13.5 to 20.0 GHz |  | $+8.0 \mathrm{dBm}$ | $+7.2 \mathrm{dBm}$ |  | $+8.8 \mathrm{dBm}$ |

Table 4-10. Performance Test Record (3 of 8)


Table 4-10. Performance Test Record (4 of 8)


Table 4-10. Performance Test Record (5 of 8)


Table 4-10. Performance Test Record (6 of 8)


Table 4-10. Performance Test Record (7 of 8)

| SPECIFICATIONS TESTED Limits | Step | TEST Conditions | LOWER LIMIT | MEASURED Value | UPPER <br> LIMIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4-3. FREQUENCY STABILITY TEST (cont'd.) <br> Frequency Change with 3:1 Load SWR | 4-3. FREQUENCY STABILITY TEST (cont'd.) |  |  |  |  |
| Band 0 | $10 .$ <br> 11. | CW 1 GHz | . 9999 GHz |  | 1.0001 GHz |
| Band 1 |  | CW 6 GHz | 5.9999 GHz | - | 6.0001 GHz |
| Band 2 |  | CW 12 GHz | 11.9998 GHz |  | 12.0002 GHz |
| Band 3 |  | CW 18 GHz | 17.9997 GHz |  | 18.0003 GHz |
| 4-4. RESIDUAL FM TEST | 4./5A. | CW 1 GHz |  | - | 5 kHz |
|  | 5./6A | CW 4 GHz |  | - | 5 kHz |
|  |  | CW 10 GHz |  | - | 7 kHz |
|  |  | CW 15 GHz |  | - | 9 kHz |
| 4-5. SPURIOUS SIGNAL TEST |  |  |  |  |  |
| Harmonic Related | 4. | 0.01 to 2.4 GHz | 20 dBc | - |  |
|  | 5. | 2.4 to 7.0 GHz | 25 dBc | - |  |
|  |  | 7.0 to 13.5 GHz | 25 dBC | - |  |
|  |  | 13.5 to 20 GHz | 25 dBc | - |  |
| Non-Harmonics | 4 | 0.01 to 2.4 GHz | 25 dBc | - |  |
|  | 5 | 2.4 to 7.0 GHz | 50 dBC | - |  |
|  |  | 7.0 to 13.5 GHz | 50 dBc | - |  |
|  |  | 13.5 to 20 GHz | 50 dBc |  |  |
| 4-6. EXTERNAL FREQUENCY MODULATION TEST |  |  |  |  |  |
| CW at 1 GHz | 6. | DC to 100 Hz | . 988 GHz | $\underline{\square}$ | 1.012 GHz |
|  | 15. | 100 Hz to 1 MHz | . 993 GHz | $\square$ | 1.007 GHz |
|  | 16. | 1 MHz to 2 MHz | . 995 GHz | - | 1.005 GHz |
|  |  | 2 MHz to 10 MHz | . 999 GHz |  | 1.001 GHz |
| 4-7. SQUARE-WAVE ON/OFF RATIO AND SYMMETRY TEST |  |  |  |  |  |
| CW at 4 GHz | 4. | On/Off Ratıo | 30 dB | - |  |
|  | 5. | Symmetry | 40\% | - | 60\% |

Table 4-10. Performance Test Record (8 of 8)


Table 4-11. Operation Verification Test Record (1 of 4)

HP 83592A RF PLUG-IN
Serial No. $\qquad$

Tested by
Date


Table 4-11. Operation Verification Test Record (2 of 4)


Table 4-11. Operation Verification Test Record (3 of 4)


Table 4-11. Operation Verification Test Record (4 of 4)


## Section 5. Adjustments

## INTRODUCTION

This section provides adjustment procedures for the HP 83592A RF plug-in. These procedures should not be performed as routine maintenance but should be used (1) after replacement of a part or component, or (2) when performance tests show that the specifications of Table 1-1 cannot be met. Table 5-1 lists all of the adjustments by reference designation, adjustment name, adjustment number, and description. Each procedure includes a test setup illustration and one or more adjustment location illustrations. Table 5-2 lists each assembly and its related adjustment.

NOTE: Allow the HP 83592A RF plug-in and the HP 8350 sweep oscillator mainframe to warm up for 30 minutes prior to making any adjustments. Use a non-metallic adjustment tool whenever possible.

## SAFETY CONSIDERATIONS

Although this instrument has been designed in accordance with international safety standards, this manual contains information, cautions, and warnings which must be followed to ensure safe operation and to retain the instrument in safe condition. Service and adjustments should be performed only by a skilled person who is aware of the hazard involved.

## WarNing

Adjustments in this section are performed with power supplied to the instrument while protective covers are removed. There are voltages at points in the instrument which can, if contacted, cause personal injury. Be extremely careful. Adjustments should be performed only by a skilled person who is aware of the hazard involved. Capacitors inside the instrument may still be charged, even if the instrument has been disconnected from its source of supply.

## EQUIPMENT REQUIRED

The equipment required for the adjustment procedures is listed in Section 1 of this manual. If the test equipment recommended is not available, other equipment may be used if its performance meets the critical specifications listed in the table. The specified equipment required for each adjustment is referenced in each procedure.

## RELATED ADJUSTMENTS

Interactive adjustments are noted in the adjustment procedures. Table 5-2 indicates by adjustment number the adjustments that must be performed if an assembly has been repaired or replaced or if an adjustment has been made to an assembly.

## ADJUSTMENT PROCEDURE

Adjustment procedures are given in the proper sequence to allow for interrelated adjustments.

Table 5-1. Adjustments (1 of 2)

| Adjustment Number and Name | Description | Potentiometer(s) Affected |
| :---: | :---: | :---: |
| 5-1. - 10V Reference on A8 YO Driver | Adjusts the -10 V reference power supply | A8R44 (-10V) |
| 5-2. Sweep Control Adjustments | Scales the HP 8350 VTUNE (tuning voltage) for use by the A7 SYTM and A8 YO driver assemblies. Also optimizes the bandswitch sequencing | A6R16 (TV GAIN), <br> A6R21 (DAC CAL), <br> A6R24 (B3), <br> A6R26 (B2), <br> A6R28 (B1), <br> A6R30 (B0), <br> A6R34 (-10V Offiset) <br> A6R37 (SP) |
| 5-3. YO and SYTM DAC Calibration | Calibrates the voltage tune and offset DACs on the A8 YO driver and A7 SYTM assemblies. Optimizes the delay compensation circuits | A7R18 (Z), <br> A7R19 (GAIN), <br> A7R22 (ZRO), <br> A7R24 (OFS), <br> A8R18 (Z), <br> A8R19 (GAIN), <br> A8R22 (ZRO), <br> A8R24 (OFS) |
| 5-4. Preliminary Frequency Accuracy | Matches the displayed frequency to the RF plugin output frequency by programming in a correction factor. | A8S1 (OFFSET) <br> A8S2 (GAIN) |
| 5-5. YO Retrace Compensation | Fine tunes the retrace compensation circuit to maximize the YO frequency setting time during bandswitch. | A8R55 (RTC COMP) |
| 5-6. YO Delay Compensation | Optimizes delay compensation circuit for fast sweep speeds | A8R10 (HI), A8R12 (LO), A8R18 (Z) |
| 5-7. Slow Sweep SYTM to YO Tracking | Optimizes the output power by tracking the passband or the SYTM with the output of the YIG oscillator. | A6R78 (T), <br> A7R51 (B1 OFS), <br> A7S1 (OFFSET), <br> A7S2 (GAIN) |
| 5-8. SRD BIAS | Sets the SRD bias for the SYTM to obtain maximum output power. | A6R12 (C), <br> A6R63 (3HL), <br> A6R68 (2H), <br> A6R69 (3H), <br> A6R73 (2L), <br> A6R74 (3L), <br> A6R78 (T) |
| 5-9. SYTM Delay Compensation | The SYTM delay compensation circuit is adjusted to optimize the SYTM to YO tracking over varying sweep rates. | A7R10 (SGL HI), <br> A7R12 (SGL LO), <br> A7R42 (SEQ HI), <br> A7R43 (SEQ LO), <br> A7R45 (SEQ TC), <br> A7R46 (SGL TC), <br> A7R55 (RTC COMP) |

Table 5-1. Adjustments (2 of 2)


Table 5-2. Related Adjustments

| Assembly Changed or Repaired | Related Assemblies (in order of Adjustments) | Perform the Following Paragraph Numbers |
| :---: | :---: | :---: |
| A1/A2 Front Panel | A2 | 5-11 |
| A3 Digital Interface | A3 | (Refer to Table 3-3 in Operation Section) |
| A4 ALC | A4, A5 | 5-12 thru 5-16 |
| A5 FM | A4, A5 | 5-12 thru 5-18 |
| A6 Sweep Control | A6, A8, A7 | 5-2 thru 5-10 |
| A7 SYTM Driver | A6, A8, A7 | 5-2 thru 5-10 |
| A8 YO Driver | A6, A8, A7 | 5-2 thru 5-10 |
| A11 Cavity Oscillator | A4, A5 | 5-12 thru 5-16 |
| A12 Switched YIG Tuned Multiplier | A6, A8, A7, A2 | $\begin{gathered} 5-2 \text { thru 5-7, } \\ 5-10, \text { and } 5-11 \end{gathered}$ |
| A13 2.2 to 7.0 GHz Oscillator | A6, A8, A7, A2, A5 | $\begin{gathered} 5-2 \text { thru } 5-7, \\ 5-10,5-11, \text { and } 5-18 \end{gathered}$ |
| A14 Power Amplifier | A4, A5 | 5-12 thru 5-16 |
| A15 DC Return | A4, A5 | 5-12 thru 5-16 |
| A16 Modulator/Splitter | A4, A5 | 5-12 thru 5-16 |
| A17 0.01 to 2.4 GHz Amplifier | A4, A5 | 5-12 thru 5-16 |
| A18 Modulator/Mixer | A4, A5 | 5-12 thru 5-16 |
| AT1 Isolator | A4, A5 | 5-12 thru 5-16 |
| DC1 Directional Detector | A4, A5 | 5-12 thru 5-16 |
| DC2 Directional Coupler | A4, A5 | 5-12 thru 5-16 |

## 5-1. - 10 Volt Reference on 48 YO Driver

## DESCRIPTION

The $\mathbf{- 1 0}$ volt reference voltage source on the A8 YO driver board is used as a reference voltage for the DACs on the A4 ALC, A6 sweep control, A7 SYTM driver, and A8 YO driver boards. The -10 volt reference output voltage is set by the A8R44 -10V adjustment while monitoring A8TP12.

## EQUIPMENT

Digital Voltmeter ..... HP 3456A
Sweep Oscillator Mainframe ..... HP 8350


Figure 5-1. - 10V Reference Adjustment Location

## PROCEDURE

1. Connect the DVM HI to A8TP12 ( -10 V ) with DVM LO to A8TP1 (GND ANLG).
2. Adjust A8R44 ( -10 V ) for a DVM reading of $-10 \pm 0.001$ VDC. Refer to Figure $5-1$ for -10 volt reference adjustment location.

## 5-2. Sweep Control Adjustments

## DESCRIPTION

With the tuning voltage (VTUNE) set to +10 V (CW frequency of 20 GHz ), the tuning voltage buffer is set for unity gain, and the DAC CAL adjustment is set to equalize the bandswitch comparator DAC and tuning voltage buffer inputs to the variable gain amplifier (DAC CAL is set for 0 V at A6TP4). The -10 V OFFSET adjustment is then set to offset the variable gain amplifier output by -10 V . The gain of the variable gain amplifier is then calibrated at the low end of each frequency band. The HP 83592A is then swept across its full frequency range and SP is adjusted to set the bandswitch points.

## EQUIPMENT



Figure 5-2. Sweep Control Adjustments Test Setup

## 5-2. Sweep Control Adjustments (Cont'd)

## PROCEDURE

1. Ensure that A3S1 switch position 1 is in the OPEN (up) position. Refer to Table 3-3 in the Operation Section of this manual for configuration information.
2. Set up the equipment as shown in Figure 5-2 with the DVM HI connected to A6TP9 (V TUNE) and DVM LO connected to A6TP10 (V TUNE RET). See Figure 5-3 for test point location. Do not connect the oscilloscope probe yet. Allow the instrument to warm up for 1 hour.
3. On the sweep oscillator/RF plug-in:

## Press [INSTR PRESET]

Press [CW] [2] [0] [GHz]
Adjust the sweep oscillator FREQ VERNIER for a DVM reading of $10 \pm 0.001$ VDC.
NOTE: The following voltage measurement procedures on the A6 sweep control board are made with DVM LO connected to A8TP1 (which is electrically the same as motherboard ground).
4. Connect DVM HI to A6TP5 and adjust A6R16 (TV GAIN) for a DVM reading of $-10 \pm 0.001$ VDC. Refer to Figure 5-3 for sweep control adjustment locations.
5. Connect DVM HI to A6TP4 and adjust A6R21 (DAC CAL) for a DVM reading of $0 \pm 0.001$ VDC.
6. Connect DVM HI to A6TP8 (BV TUNE) and adjust A6R34 ( -10 V offset) for a DVM reading of -10 $\pm 0.001 \mathrm{VDC}$.
7. On the sweep oscillator/RF plug-in:

## Press [CW] [1] [3] [.] [5] [GHz]

8. Connect DVM HI to A6TP5 and adjust the sweep oscillator FREQ VERNIER control for a DVM reading of $-6.74837 \pm 0.00005 \mathrm{VDC}$.
9. Connect DVM HI to A6TP8 and adjust A6R24 (B3) for a DVM reading of $0 \pm 0.001$ VDC.

## 5-2. Sweep Control Adjustments (Cont'd)



Figure 5-3. Sweep Control Adjustment Locations

## 5-2. Sweep Control Adjustments (Cont'd)

10. On the sweep oscillator/RF plug-in:

Press [CW] [7] [GHz]
11. Connect DVM HI to A6TP5 and adjust the sweep oscillator FREQ VERNIER control for a DVM reading of $-3.49675 \pm 0.00005 \mathrm{VDC}$.
12. Connect DVM HI to A6TP8 and adjust A6R26 (B2) for a DVM reading of $0 \pm 0.001$ VDC.
13. On the sweep oscillator/RF plug-in Press [CW] [2] [.] [4] [GHz]
14. Connect DVM HI to A6TP5 and adjust the sweep oscillator FREQ VERNIER control for a DVM reading of $-1.19560 \pm 0.00005$ VDC.
15. Connect DVM HI to A6TP8 and adjust A6R28 (B1) for a DVM reading of $0 \pm 0.001$ VDC.
16. On the sweep oscillator/RF plug-in:

Press [CW] [1] [0] [MHz]
17. Connect DVM HI to A6TP5 and adjust the sweep oscillator FREQ VERNIER control for a DVM reading of $0 \pm 0.00005$ VDC.
18. Connect DVM HI to A6TP8 and adjust A6R30 (BO) for a DVM reading of $0 \pm 0.001$ VDC.
19. On the sweep oscillator/RF plug-in:

## Press [INSTR PRESET]

20. Set the oscilloscope settings as follows:

Select A vs. B mode.
Set Channel A for 0.5 V/DIV, DC coupled.
Connect the oscilloscope probe to A6TP8.
21. Adjust the oscilloscope vertical position control to set the top of the first full 0 to -10 volt sweep ramp on the centerline as shown in Figure 5-4.

## 5-2. Sweep Control Adjustments (Cont'd)



Vertical Sensitivity $=0.5$ V/DIV

Figure 5-4. Sweep Control Adjustment Waveforms
22. Adjust A6R37 (SP) to bring the tops of the remaining 0 to -10 volt sweep ramps to the center graticule as shown in Figure 5-4.
23. If A3S1 switch position 1 was modified in step 1 of this procedure, reset it to the closed (down) position. Refer to Table 3-3 in the Operation Section of this manual for switch configuration information.

## 5-3. YO and SYTM DAC Calibration

## DESCRIPTION

The HP 8350 is set for a CW frequency of 20 GHz and then fine tuned for a tuning voltage (VTUNE) of +10 V . The hex data write feature of the HP 8350 is used to load each DAC with either all ones or all zeros. With both the scaled voltage tune and offset DACs loaded with all zeros, the YO collector output on the A8 assembly is monitored and the +20 V tracking amplifier ZRO adjustment is set. Each DAC is then loaded with all ones and the respective offset or gain adjustment is set The A7 SYTM driver is adjusted the same way. Finally the HP 8350 is then set into the swept CW mode, and the delay compensation circuits on both A7 and A8 are adjusted for a OV output.

## EQUIPMENT

| Digital Voltmeter | HP 3456A |
| :---: | :---: |
| Sweep Oscillator Mainframe | HP 8350 |



Figure 5-5. YO and SYTM DAC Calibration Test Setup

## PROCEDURE

1. Connect the equipment as shown in Figure $5-5$ with DVM HI connected to A6TP9 (VTUNE) and DVM LO connected to A6TP10 (VTUNE RET). Refer to Figure 5-6 for test point and adjustment locations. Allow the RF plug-In to warm up for 1 hour.
2. On the sweep oscillator/RF plug-in:

## Press [INSTR PRESET]

Press [CW] [2] [0] [GHz]

## 5-3. YO and SYTM DAC Calibration (Cont'd)



Figure 5-6. YO and SYTM DAC Calibration Adjustment Locations

## 5-3. YO and SYTM DAC Calibration (Cont'd)

3. Set the sweep oscillator FREQ VERNIER for a DVM reading of $10 \pm 0.001$ VDC.
4. Connect the DVM HI to A8TP6 (YO COLLECTOR) with DVM LO connected to A7TP8 (+20V FREQ REF).


Figure 5-7. Front Panel Hexadecimal Entry Keys
5. Use the hex data write feature to write all zeros to both DACs on the A8 YO driver:
[SHIFT] [0] [0] Enters hex data command
[2] [GHz] [8] [0]
Address location 2C80
[M2]
[0] [0]
Hex data write
Enters hex data 00
[- ] [0] [0]
[- ] [0] [0]
Increment address to 2C81 and write 00 Increment address to 2C82 and write 00
[-] [0] [0] Increment address to 2C83 and write 00
6. Adjust A8R22 (ZRO) for a DVM reading of $-7.000 \pm 0.001$ VDC.
7. Use the hex data write feature to write zeros to the scaled voltage tune DAC and ones to the offset DAC as follows:
[ - ] [ - ] [ - ]
[0] [BKSP]
[ - ] [0] [F]
[-] [0] [F]
[-] [0] [F]

Decrement address to 2C80
Enters hex data OF
Increment address to 2 C 81 and write 0F Increment address to 2C82 and write OF Increment address to 2C83 and write 0F
8. Adjust A8R24 (OFS) for a DVM reading of $-20.000 \pm 0.001$ VDC.

## 5-3. YO and SYTM DAC Calibration (Cont'd)

9. Use the hex data write feature to write ones to the scaled voltage tune DAC and zeros to the offset DAC as follows:

| $[F][F][F]$ | Decrement address to 2C80 |
| :--- | :--- |
| $[F][0]$ | Enters hex data F0 |
| $[=][F][0]$ | Increment address to 2C81 and write F0 |
| $[-][F][0]$ | Increment address to 2C82 and write F0 |
| $[-][F][0]$ | Increment address to 2C83 and write F0 |

10. Adjust A8R19 (GAIN) for a DVM reading of $-26.500 \pm 0.001$ VDC.
11. Use the hex data write feature to write all zeros to both DACs on the A7 SYTM driver as follows:

| $[-][-][-][-][-]$ | Increment address to 2C88 |
| :--- | :--- |
| $[0][0]$ | Enters hex data 00 |
| $[=][0][0]$ | Increment address to 2C89 and write 00 |
| $[=][0][0]$ | Increment address to 2C8A and write 00 |
| $[=][0][0]$ | Increment address to 2C8B and write 00 |

12. Connect DVM HI to A7TP3 (SYTM COLLECTOR) with DVM LO still at A7TP8 ( +20 V FREQ REF). Adjust A7R22 (ZRO) for a DVM reading of $-3.000 \pm 0.001$ VDC.
13. Use the hex data write feature to write zeros to the scaled voltage tune DAC and ones to the offset DAC as follows:

| $[F][F][-]$ | Decrement address to 2C88 |
| :--- | :--- |
| $[0][\mathrm{BKSP}]$ | Enters hex data 0F |
| $[-][0][F]$ | Increment address to 2C89 and write 0F |
| $[-][0][F]$ | Increment address to 2C8A and write OF |
| $[-][0][F]$ | Increment Address to 2C8B and write OF |

14. Adjust A7R24 (OFS) for a DVM reading of $-19.500 \pm 0.001$ VDC.
15. Use the hex data write feature to write ones to the scaled voltage tune DAC and zeros to the offset DAC as follows:

| $[-][-][-]$ | Decrement address to 2C88 |
| :---: | :---: |
| [BKSP] [0] | Enter hex data F0 |
| [ $-1[F][0]$ | Increment address to 2C89 and write F0 |
| [ ${ }_{\text {- }}$ ] [F] [0] | Increment address to 2C8A and write F0 |
| [ ${ }^{\text {] }][F][0]}$ | Increment address to 2C8B and write F0 |

16. Adjust A7R19 (GAIN) for a DVM reading of $-9.500 \pm 0.001$ VDC.
17. On the sweep oscillator/RF plug-in:

## Press [INSTR PRESET] [SHIFT] [CW]

18. Connect DVM HI to A7TP4 with reference to A8TP1 (GND ANLG).
19. Adjust A7R18 $(Z)$ for a DVM reading of $0.000 \pm 0.001$ VDC.
20. Connect DVM HI to A8TP9 with reference to A8TP1 (GND ANLG).
21. Adjust A8R18 $(Z)$ for a DVM reading of $0.000 \pm 0.001$ VDC.

## 5-4. Preliminary Frequency Accuracy

## DESCRIPTION

The HP 83592A CW frequency is set first to the low end and then to the high end of band 2. When the output frequency matches the front panel frequency display, the calibration switches on A8 are set for the appropriate correction factor. A8S1 affects the lower portion of the band and A8S2 affects the high section of the band.

## EQUIPMENT



Figure 5-8. Preliminary Frequency Accuracy Test Setup

## PROCEDURE

1. Connect the equipment as shown in Figure 5-8 with the frequency counter connected to the HP 83592A rear panel AUX OUTPUT connector through the 10 dB attenuator. Allow the equipment to warm up for 1 hour.
2. Adjust the HP 83592A FREQ CAL control to the center of its mechanical range.
3. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [CW] [6] [.] [9] [GHz] [SAVEn] [1]
Press [CW] [1] [3] [.] [5] [GHz] [SAVEn] [2]

## 5-4. Preliminary Frequency Accuracy (Cont'd)

4. On the frequency counter:

## Press [SET] [.] [2] [ENTER]

This sets the frequency counter in a mode which displays twice the input frequency. (This step is necessary to compensate for the frequency of the rear panel AUX OUTPUT which is the YO fundamental frequency, approximately half of the sweep oscillator output frequency in band 2).

## Low End Frequency Calibration

5. On the sweep oscillator/RF plug-in:

Press [RECALLn] [1]
The sweep oscillator FREQUENCY display should show 6.900 GHz .
6. Press [SHIFT] [9] [0] to select the low end frequency calibration mode.
7. Adjust the RF plug-in POWER control, if necessary, to display $6.900 \pm 0.003 \mathrm{GHz}$ on the frequency counter.
8. Set switch A8S1 for the hexadecimal value displayed in the HP 83592A POWER display (See Table 8-4 in the service section). Refer to Figure 5-9 for the location of the frequency calibration switches. Refer to Figure 5-10 for an illustration of the callbration switch configuration.
9. On the sweep oscillator/RF plug-in:

Press [RECALLn] [1]
Verity that the frequency counter reads $6.900 \pm 0.010 \mathrm{GHz}$.

## High End Frequency Calibration

10. On the sweep oscillator/RF plug-in:

Press [RECALLn] [2]. The sweep oscillator FREQUENCY display should show 13.500 GHz .
Press [SHIFT] [9] [1] to select the high end frequency calibration mode.
11. Adjust the RF plug-in control if necessary to display $13.500 \pm 0.003 \mathrm{GHz}$ on the frequency counter.
12. Set switch A8S2 for the value displayed in the RF plug-in POWER display in the same manner as that described in step 8.
13. On the sweep oscillator/RF plug-in:

Press [RECALLn] [2]. Verify that the frequency counter reads $13.500 \pm 0.010 \mathrm{GHz}$.
14. Manually adjust the sweep oscillator FREQUENCY control across band 2 ( 6.9 to 13.5 GHz ) and check for frequency counter readings to ensure that they correspond to the displayed sweep oscillator FREQUENCY display reading within $\pm 5 \mathrm{MHz}$. If necessary repeat steps 5 through 13 .

## 5-4. Preliminary Frequency Accuracy (Cont'd)



Figure 5-9. Frequency Calibration Adjustment Location


Figure 5-10. A8S1 and A8S2 Frequency Calibration Switch Configuration

## 5-5. YO Retrace Compensation

## DESCRIPTION

During sweep retrace and each bandswitch, the YO frequency is forced to the start frequency of the next band by the retrace compensation circuit. This circuit is adjusted to maximize the YO frequency settling time before sweeping the next band. A spectrum analyzer is set to the YO frequency for the start of the next band. The width of the spectrum analyzer pip corresponds to how long the YO has settled at the correct start frequency.

## EQUIPMENT



Figure 5-11. YO Retrace Compensation Test Setup

## 5-5. YO Retrace Compensation (Cont'd)

## PROCEDURE

NOTE: This procedure requires that A3S1 is set to the factory-set position. Refer to Table 3-3 in the Operation Section of this manual for switch configuration information.

1. Connect the equipment as shown in Figure 5-11.
2. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET]
Press [RF BLANK] to on.
Allow the equipment to warm up for 1 hour.
3. Set the oscilloscope controls as follows:

Set Channel B to 2 V/DIV, DC coupled.
Set horizontal sweep for $5 \mathrm{msec} / \mathrm{DIV}$.
Set delayed sweep for $0.5 \mathrm{msec} / \mathrm{DIV}$.
Set display to CHOP.
Set trigger to B.
Set sweep mode to MAIN.
4. Adjust the vertical sensitivity of Channel $A$ on the oscilloscope to bring the trace to center screen.
5. Adjust the spectrum analyzer center frequency to 3.5 GHz .
6. Use the delayed sweep vernier to set the delayed part of the trace on the bandswitch point between band 1 and band 2 as shown in Figure 5-12.


Figure 5-12. YO Retrace Compensation Pulse

## 5-5. YO Retrace Compensation (Cont'd)

7. Set the oscilloscope for delayed sweep. Adjust the spectrum analyzer center frequency to set the frequency pip near center screen.
8. Start with A8R55 (RTC COMP) fully clockwise and adjust it for the widest and flattest pIp while moving the spectrum analyzer center frequency to track the bandswitch frequency. A well adjusted retrace compensation pulse is shown in Figure 5-12.


Figure 5-13. YO Retrace Compensation Adjustment Location
9. Select main sweep on the oscilloscope and adjust the delayed sweep vernier to move the delayed portion of the sweep to the bandswitch point between band 2 and band 3 .
10. Adjust the spectrum analyzer center frequency to 4.49 GHz .
11. On the oscilloscope, go to delayed sweep and adjust the spectrum analyzer center frequency to set the frequency pip near center screen. If the previous band 1 to band 2 adjustment was made properly, this bandswitch point will look the same. If it does not, repeat steps 4 through 10 for the best compromise.

## 5-6. YO Delay Compensation

## DESCRIPTION

This circuit compensates for the delay in the RF sweep output that occurs at fast sweep speeds. A spectrum analyzer is used to generate a frequency-dependent marker ( pip ) which is aligned with a tuning ramp-dependent marker (pIp) generated from the HP 8350 sweep oscillator mainframe. Sweep time is decreased and delay in the $Y O$ is observed as the difference between the two marker pips.

Delay compensation adjustments are made while observing the shift between marker pips at a sweep time of 10 milliseconds (worst case for single-band sweeps). At sweep times greater than 100 msec , delay should not exceed $\pm 15 \mathrm{MHz}$ (the difference betwen CW and swept frequency accuracies).

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Digital Voltmeter | HP 3456A |
| Oscilloscope | HP 1741A |
| Spectrum Analyzer | HP 8566B |



Figure 5-14. YO Delay Compensation Test Setup

## 5-6. YO Delay Compensation (Cont'd)

## PROCEDURE

NOTE: This procedure requires that A3S1 is set to the factory-set position. Refer to Table 3-3 in the Operation Section of this manual for switch configuration information.

1. Connect the equipment as shown is Figure 5-14. Allow the equipment to warm up for 1 hour.
2. On the sweep oscillator/RF plug-in:

Press [CW]
3. Measure and note the voltage at A8TP9.
4. On the sweep oscillator/RF plug-in:

Press [CF] [ $\triangle \mathrm{F}$ ] [0] [MHz]
5. Adjust A8R18 $(Z)$ for a DVM reading equal to the voltage noted in step 3 . Remove the DVM test leads.
6. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET]
Press [START FREQ] [6] [.] [9] [GHz]
Press [STOP FREQ] [1] [3] [.] [5] [GHz]
Press [SWEEP TIME] [1] [0] [ms]
Press [SAVEn] [2]
Press [SWEEP TIME] [2] [0] [0] [ms]
Press [SAVEn] [1]
7. On the spectrum analyzer:

Press [INSTR PRESET]
Press [CENTER FREQUENCY] [7] [.] [2] [GHz]
Press [FREQUENCY SPAN] [0] [Hz]
Press [SINGLE] sweep
8. Set the oscilloscope as follows:

Select A vs. B mode
Set Channel A to 0.5 V/DIV.
Set Channel B to 0.1 V/DIV.
9. On the oscilloscope, position the pip to center screen with the horizontal position control. Press oscilloscope MAG X 10. Reposition the beginning of the pip at center line of screen with the horizontal position control.

## 5-6. YO Delay Compensation (Cont'd)

10. On the sweep oscillator/RF plug-in.

## Press [RECALLn] [2]

11. Adjust A8R12 (LO) to set the peak of the signal at the center of the oscilloscope screen.
12. On the sweep oscillator/RF plug-in:

Press [RECALLn] [1]
13. On the spectrum analyzer:

Press [CENTER FREQUENCY] [1] [3] [.] [2] [GHz]
14. Set the oscilloscope Channel B switch to 2 V/DIV.
15. Adjust the horizontal position control so the beginning of the pip is at the center line of the screen.
16. On the spectrum analyzer:

## Press [CENTER FREQUENCY]

Adjust the frequency using the rotary knob so that the peak of the pip is at the center line of the oscilloscope screen.
17. On the sweep oscillator/RF plug-in:

Press [RECALLn] [2]
18. Adjust A8R10 (HI) to set the peak of the pIp at the center line of the oscilloscope screen.
19. On the sweep oscillator/RF plug-in:

## Press [RECALLn] [1]

Repeat steps 10 through 18 until no further adjustment of A8R10 (HI) and A8R12 (LO) is necessary.


Figure 5-15. YO Delay Compensation Adjustment Location

## 5-7. Slow Sweep SYTM to YO Tracking

## DESCRIPTION

To obtain optimum output power, the switched YIG-tuned multiplier (SYTM) passband should track the output of the YIG oscillator (YO). The RF plug-in is set to sweep bands 2 and $3(7$ to 20 GHz ), and the automatic leveling control (ALC) loop is opened by selecting the External (EXT) ALC MODE. The step recovery diode (SRD) bias for the SYTM is preset and will be fine tuned in the following procedure. The output power is peaked for each calibration mode, and the appropriate calibration constant is entered into the calibration switches. A7S1 stores the OFFSET constant, and A7S2 stores the GAIN constant.

## EQUIPMENT

$$
\begin{aligned}
& \text { Scalar Network Analyzer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . HP 8757A } \\
& \text { Detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . HP 85025B } \\
& 10 \mathrm{~dB} \text { Attenuator ................................ . HP 8493C Option } 010 \\
& \text { Sweep Oscillator Mainframe . . . . . . . . . . . . . . . . . . . . . . . . . . . HP } 8350 \\
& \text { Adapter } 3.5 \text { (f) to Type-N (m) . . . . . . . . . . . . . . . HP Part No. 1250-1744 }
\end{aligned}
$$



Figure 5-16. Slow Sweep SYTM to YO Tracking Test Setup

## 5-7. Slow Sweep SYTM to YO Tracking (Cont'd)

## PROCEDURE

NOTE: This procedure requires that A3S1 is set to the factory-set position. Refer to Table 3-3 in the Operation Section of this manual.

NOTE: During this adjustment, a localized drop in power may occur. This drop in power is due to the SRD being over biased and is called squegging. If squegging occurs in band 2, adjust A6R68 and R73 to eliminate it and to maximize power across the band. If squegging occurs in band 3, adjust A6R69 and A6R74.

1. Connect the equipment as shown in Figure 5-16. Allow the equipment to warm up for 1 hour.
2. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET]
Press [START] [7] [GHz]
Press [EXT]
Press [SAVEn] [3]
The unieveled lamp should be lit.
3. Preset A6R78 (T) $1 / 4$ turn from the full clockwise position.
4. Turn Channel 2 off on the scalar network analyzer and select $5 \mathrm{~dB} / \mathrm{DIV}$ display resolution. Center the display by adjusting the reference position.
5. On the sweep oscillator/RF plug-in:

Press [SHIFT] [9] [2] to enable the SYTM OFFSET DAC subroutine.
Using the RF plug-in POWER control, peak the power in the beginning of band 2.
6. Press [SHIFT] [9] [3] to enable the SYTM GAIN DAC subroutine. Using the RF plug-in POWER control, peak the power at the end of band 3. Maximum peaking occurs when the power at the high end of band 3 has been optimized without the power in other bands dropping out.
7. Iterate between steps 5 and 6. SHIFT 92 and 93 are interactive so the adjustments must be alternated until the best comprimise is found.
8. On the sweep oscillator/RF plug-in:

Press [SHIFT] [9] [2]. Set A7S1 to the hex code on the plug-in display.
Press [SHIFT] [9] [3]. Set A7S2 to the hex code on the plug-in display.
9. Press [INSTR PRESET] so that the new calibration data will be entered from the current switch settings.
10. Turn Channel 2 off on the scalar network analyzer and select $5 \mathrm{~dB} / \mathrm{DIV}$ display resolution. Center the display by adjusting the reference position.

## 5-7. Slow Sweep SYTM to YO Tracking (Cont'd)

11. Press [RECALLn] [3]

Press [STOP] [7] [GHz]
[SWEEP TIME] [4] [0] [0] [ms]
Press [INT] ALC MODE
12. Press [POWER LEVEL] and adjust rotary knob to increase the power until the UNLEVELED LED begins to light.
13. Adjust A7R51 (B1 OFS) until the UNLEVELED LED is no longer lit.
14. Iterate between steps 12 and 13 until maximum leveled power in band 1 is achieved.

## 5-7. Slow Sweep SYTM to YO Tracking (Cont'd)



Figure 5-17. Slow Sweep SYTM To YO Tracking Adjustment Locations

## 5-7. Slow Sweep SYTM to YO Tracking (Cont'd)



Figure 5-18. SYTM to YO Tracking Calibration Switch Location


Figure 5-19. SYTM to YO Tracking Calibration Switch Configuration

## 5-8. SRD BIAS

## DESCRIPTION

The high power SRD bias is set by peaking the HP 8757A displayed trace with A6R68 (2H) and A6R73 (2L) in band 2, A6R69 (3H) and A6R74 (3L) in band 3.

The low and mid-power SRD bias is adjusted by inserting a voltage through a 511 ohm current limiting resistor to directly bias the modulator/splitter. With the HP 83592A at maximum RF output, the power supply voltage is increased (minimum voltage 0.5 VDC , maximum voltage 5.0 VDC ) to set the RF output power just above the HP 8757A noise floor. Then A6R63 (3HL) is adjusted until minimum slope is obtained on the oscilloscope display. The voltage from the power supply is decreased until the lowest part of the trace, on the HP 8757A display is 10 dB above the noise floor Then A6R12 (C) is adjusted to peak the power in bands 2 and 3 . The power supply is then removed.

A low-pass filter is inserted before the detected HP 8757A input. A comparison between the normalized and low pass inputs are made to determine the SYTM fundamental feedthru.

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Scalar Network Analyzer | HP 8757A |
| Function Generator | HP 3325A |
| Detector (2) | HP 85025B |
| 6 dB Attenuator | HP 8493C Option 006 |
| 10 dB Attenuator | . HP 8493C Option 010 |
| 20 dB Attenuator | HP 8493C Option 020 |
| Directional Coupler | HP Part No. 0955-0125 |
| Extender Board | HP Part No. 08350-60031 |
| 511 Ohm Resistor | HP Part No. 0757-0416 |
| Low-pass Filter | HP 11684 |
| Adapter 3.5 (f) to Type-N (m) (2) | HP Part No. 1250-1744 |
| Adapter 3.5 (f) to 3.5 (f) | HP Part No. 1250-1749 |
| Adapter 3.5 (m) to Type-N (f) | HP Part No. 1250-1750 |
| Adapter 3.5 (m) to 3.5 (m) | HP Part No. 1250-1748 |

## 5-8. SRD BIAS (Cont'd)


a) Low and Mid-Power Test Setup

b) SYTM Fundamental Feedthru Test Setup

Figure 5-20, SRD Bias Adjustment Test Setups

## 5-8. SRD BIAS (Cont'd)

## PROCEDURE

NOTE: Turn HP 8350 LINE power OFF when removing or installing PC boards
NOTE: This procedure requires that A3S1 is set to the factory-set position. Refer to Table 3-3 in the Operation Section of this manual.

## High Power SRD Bias

1. Connect the equipment as shown in Figure 5-20(a) with the HP 83592A A6 sweep control board on an extender. Do not connect the function generator. With the LINE power OFF, remove the HP 83592A A4 ALC board. Connect the scalar network analyzer MODULATOR DRIVE output to the RF plug-in rear panel PULSE IN connector.
2. Allow the equipment to warm up for 1 hour.
3. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [START] [6] [.] [9] [GHz]
Press [STOP] [1] [3] [.] [5] [GHz]
Press [SWEEP TIME] [4] [0] [0] [ms]
Press [EXT] ALC MODE
Press [பП MOD] to off
4. Set the scalar network analyzer display resolution for $5 \mathrm{~dB} /$ DIV and center the display.
5. Set up a zero volt reference on the oscilloscope.

NOTE: Before beginning each adjustment, preset the potentiometer to the point where one side of the trace on the oscilloscope display is below zero volts. Adjustment locations labeled 2 L and 3 L set the left side of the displayed trace. Adjustment locations labeled 2 H and 3 H set the right side of the displayed trace. Do not preset more than one potentiometer at one time.
6. Observe the scalar network analyzer display, adjust A6R73 (2L) to peak the power of the low end of band 2 without the power squegging. Then adjust A6R68 (2H) to peak the rest of the band. Iterate between $(2 \mathrm{~L})$ and $(2 \mathrm{H})$ to peak the power across the band without any squegging.
7. On the sweep oscillator/RF plug-in:

Press [START] [1] [3] [.] [4] [GHz]
Press [STOP] [2] [0] [GHz]
Adjust A6R74 (3L) for the low end of band 3 and A6R69 (3H) for the rest of the band to peak the power without squegging.
8. Check the SYTM to YO tracking to ensure it has not changed. If retracking is necessary, repeat the steps above to eliminate any squegging that may have occured.

## 5-8. SRD BIAS (Cont'd)

## Low and Mid Power SRD Bias

CAUTION


#### Abstract

The voltage connected to A6P1-6 is to bias the modulator/splitter directly. If the A6 P1-7 (+10VDC) is shorted to A6P1-6, the modulator/ splitter will be damaged.


9. Set up the equipment as shown in Figure 5-20(a) with a 511 ohm resistor connected to A6P1-6 (reference to ground). Remove the RF plug-in A4 ALC board. Connect the scalar network analyzer MODULATOR DRIVE output to the RF plug-in rear panel PULSE IN connector.
10. Allow the equipment to warm up for one hour.
11. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET]
Press [! $工$ MOD] to off
Press [START] [7] [.] [0] [GHz]
Press [SWEEP TIME] [2] [0] [0] [ms]
Press [POWER LEVEL] [2] [0] [dB]
12. Set the scalar network analyzer display resolution for $10 \mathrm{~dB} / \mathrm{DIV}$ and adjust the display to the top graticule.
13. Set the oscilloscope as follows:

Select A vs. B mode.
Set channel A to 0.5 V/DIV, DC coupled.
Set channel B to 1 V/DIV, DC coupled.
14. Set the function generator voltage to .5 VDC . Increase the voltage until the highest power point is 10 dB above the noise floor (DO NOT EXCEED 5 VDC).
15. Monitor A6TP3 with the oscilloscope and adjust A6R63 ( 3 HL ) until minimum slope (flat display) is obtained.
16. Decrease the function generator voltage until the power at the lowest point between 6.9 and 20 GHz is 10 dB above the noise floor.
17. Set A6R12 (C) to a centered position and then adjust to peak the power between 6.9 and 20 GHz . Using the voltage source, keep the RF power at or near 10 dB above the noise floor, then repeak A6R12 (C). If the power of the sweep drops at any frequency, maximum peaking has been exceeded.
18. Repeat step 15 to verify baseline flatness, readjust A6R63 as needed.

## 5-8. SRD BIAS (Cont'd)

## Threshold

NOTE: For this adjustment to be accurate, the attenuator must be in the 0.0 dB step (Opt 002 only).
19. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET]
Press [பГ MOD] to off.
Press [POWER LEVEL] [-] [5] [dB]
20. Observe the scalar network analyzer with a 1 dB/DIV reference. Preset A6R78 (T) clockwise, then adjust counter-clockwise until squegging and/or oscillations are eliminated.
21. Increase power slowly to maximum specified power out. If squegging and/or oscillations reoccur, readjust A6R78 (T) in small increments. If excessive adjustment of A6R78 (T) is required, the SRD bias may be misadjusted.

## SYTM Fundamental Feedthrough

22. Set the equipment as shown in Figure 5-20(b) without the low-pass filter, and with the RF plug-in A4 ALC board installed.
23. Allow the equipment to warm up for one hour.
24. On the sweep oscillator/RF plug-in:

## Press [INSTR PRESET] [START] [8] [GHz]

25. On the scalar network analyzer:

Press [MEAS], then select [A/R].
Press [SCALE], then select [AUTO SCALE] [10] [dB].
Press [DISPLAY], then select [MEAS $\rightarrow$ MEM] [MEAS-MEM].
The trace on the scalar network analyzer should be flat, showing that system errors have been removed. Note the position of the trace and the reference level.
26. Install the low-pass filter at the location shown in Figure 5-20(b).
27. The SYTM fundamental feedthru is now displayed on the scalar network analyzer.

Press [CURSOR]
28. Use the cursor to indicate how many dB the trace is below the reference position established in step 25. If any portion of the trace is less than 25 dB below the reference between 8 GHz and 20 GHz, repeat paragraph 5-8.

## 5-8. SRD BIAS (Cont'd)



Figure 5-21. SRD Bias Adjustment Locations

## 5-9. SYTM Delay Compensation

## DESCRIPTION

The SYTM delay compensation circuit is adjusted to optimize SYTM to YO tracking over varying sweep rates Adjustments are provided for sequential sweeps (multiband) and single band sweeps.

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| 10 dB Attenuator | HP 8493C Option 010 |
| Oscilloscope | HP 1741A |
| Detector | HP 8473C |
| Adapter 3.5 (f) to Type-N (m) | HP Part No 1250-1744 |



Figure 5-22. SYTM Delay Compensation Adjustment Test Setup

## PROCEDURE

NOTE: This procedure requires that A3S1 is set to the factory-set postion. Refer to Table 3-3 in the Operation Section of this manual for switch configuration information.

1. Connect the equipment as shown in Figure 5-22. Do not connect the BNC cable between the HP 8350 rear panel POS $Z$ BLANK and the $Z$ AXIS input connector on the oscilloscope rear panel. Preset A7R45 (SEQ TC) fully counter-clockwise. Refer to Figure 5-23 for adjustment locations. Allow the equipment to warm up for 1 hour.

## 5-9. SYTM Delay Compensation (Cont'd)



Figure 5-23. SYTM Delay Compensation Adjustment Locations
2. Set the oscilloscope controls as follows:

Set channel A to .2 Volts/DIV, DC coupled Set channel B to 1 Volt/DIV, DC coupled. Select A vs. B mode.
3. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [ [ MOD] [EXT] ALC MODE [SAVEn] [1]
Press [TIME] [0] [.] [5] [S] [SAVEn] [2]
4. Press [RECALLn] [1]

Adjust A7R45 (SEQ TC) for the highest power with the best defined (brightest) bandswitch point between band 2 and band 3 . By dimming the oscilloscope intensity, the brightest bandswitch point can become more apparent.
5. Connect a BNC cable from the HP 8350 rear panel POS $Z$ BLANK connector to the scalar network analyzer rear panel POS Z BLANK connector.
6. Adjust A7R43 (SEQ LO) for maximum power at the beginning of band 2 .
7. Adjust A7R42 (SEQ HI) for maximum power at the end of band 3.

## 5-9. SYTM Delay Compensation (Cont'd)

8. On the sweep oscillator/RF plug-in, iterate between [RECALLn] [1] and [RECALLn] [2] while readjusting A7R42 (SEQ HI) and A7R43 (SEQ LO) as necessary to minimize the power level changes.
9. On the sweep oscillator/RF plug-in:

Press [START] [7] [.] [1] [GHz]
Press [SWEEP TIME] [2] [5] [ms]
10. Adjust A7R55 (RTC COMP) for maximum power in band 2.
11. Vary the HP 8350 START FREQUENCY control from 10 MHz to 13 GHz to check for power variations. Readjust A7R42 (SEQHI), A7R43 (SEQLO), and A7R55 (RTC COMP) as necessary to minimize any drop in power (particularly near 20 GHz ). The worst case drop should not exceed 0.5 dB as the start frequency is varied (the scale resolution on the oscilloscope display is approximately $2 \mathrm{~dB} / \mathrm{DIV}$ ). If this step cannot be met, repeat the Slow Speed SYTM to YO Tracking Adjustments.
12. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [EXT] ALC MODE.
13. Repeatedly press [SINGLE SWEEP TRIGGER] while watching the displayed power level. Readjust A7R42 (SEQ HI) and A7R43 (SEQ LO) as necessary to minimize the power level difference between a 25 msec single sweep and a 25 msec internal sweep.
14. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [START] [6] [.] [9] [GHz]
Press [STOP] [1] [3] [.] [5] [GHz'] [EXT] ALC MODE.
15. Preset A7R46 (SGL TC) fully counter-clockwise.
16. While continuously changing the SWEEP TIME control for a sweep speed from 25 msec to 100 msec , adjust A7R12 (SGL LO) to maximize power at the low end of band 2. In the same manner, adjust A7R10 (SGL HI) to maximize the power at the high end of band 2. Then adjust A7R46 (SGL TC) to maximize the power at the very start of the band.
17. On the sweep oscillator/RF plug-in:

Press [START] [1] [3] [.] [4] [GHz]
Press [STOP] [2] [0] [GHz]
Vary the sweep speed as in step 16 and note any drop in power. If the change is greater than 0.5 dB , make slight adjustments to A7R10 (SGL HI) and A7R12 (SGL LO). If it is necessary to adjust A7R10 (SGL HI) and A7R12 (SGL LO), repeat steps 16 and 17 until the power variation while adjusting sweep time is less than 0.5 dB .

## 5-10. Band Overlap

## DESCRIPTION

The HP 83592A is swept across each bandswitch point. A frequency meter is set to the bandswitch frequency, and the gain of the variable gain amplifier on the A6 sweep control assembly is adjusted for a smooth frequency transition between bands.

## EQUIPMENT



Figure 5-24. Band Overlap Adjustment Test Setup

## PROCEDURE

NOTE: This procedure requires that A3S1 be set to the factory-set position. Refer to Table 3-3 in the Operation Section of this manual for switch configuration information.

1. Connect the equipment as shown in Figure 5-24. Allow the equipment to warm up for 1 hour
2. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET]
Press [CF] [2] [.] [4] [GHz] [ $\Delta \mathrm{F}$ ] [2] [5] [0] [MHz]
3. Set the oscilloscope for $A$ vs. $B$ display mode to display amplitude versus frequency. Center the display on screen.

## 5-10. Band Overlap (Cont'd)

4. On the spectrum analyzer:

Press [CENTER FREQUENCY] [2] [.] [4] [GHz].
5. Center the bandswitch point on the display using the HP 8350 FREQUENCY control.
6. Adjust the spectrum analyzer center frequency to put the left half of the pip on the left side of the switch point.


Figure 5-25. Band Overlap Adjustment Locations
7. Adjust A6R28 ( B 1 ) to bring the right side pip over to the switch point so that the right half of this pip mates with the left half of the other as shown in Figure 5-26. Refer to Figure 5-25 for the adjustment location. The pip should be undisturbed as it moves through the bandswitch point.

## 5-10. Band Overlap (Cont'd)



Figure 5-26. Band Overlap Adjustment Waveform
8. On the spectrum analyzer:

Press [CENTER FREQUENCY] [7] [.] [0] [GHz]
9 On the sweep oscillator/RF plug-in:
Press [CF] [7] [GHz]
10. Repeat steps 5 through 7 but, this time, adjust A6R26 (B2) in step 7.
11. On the spectrum analyzer:

Press [CENTER FREQUENCY] [1] [3] [.] [5] [GHz]
12. On the sweep oscillator/RF plug-in:

Press [CF] [1] [3] [.] [5] [GHz]
13. Repeat steps 5 through 7 but, this time, adjust A6R24 (B3) in step 7.

## 5-11. Frequency Reference $1 \mathrm{~V} / \mathrm{GHz}$ Output

## DESCRIPTION

The frequency reference rear panel output is adjusted for $1 \mathrm{~V} / \mathrm{GHz}$ output. Example: $1 \mathrm{GHz}=1$ Volt; $2 \mathrm{GHz}=2$ volts, etc.

## EQUIPMENT

| Digital Voltmeter | HP 3456A |
| :---: | :---: |
| Sweep Oscillator Mainframe | HP 8350 |



Figure 5-27. Frequency Reference 1 V/GHz Output Test Setup

## PROCEDURE

NOTE: Frequency accuracy must be adjusted accurately (Paragraph 5-4) before adjusting Frequency Reference $1 \mathrm{~V} / \mathrm{GHz}$ Output.

NOTE: Ensure that A2S1 is set for $1 \mathrm{~V} / \mathrm{GHz}$ output before performing thıs adjustment Refer to Figure 3-4 in the Operation Section of this manual for switch configuration information.

1. Connect the equipment as shown in Figure 5-27 with the DVM connected to the rear panel $1 \mathrm{~V} / \mathrm{GHz}$ frequency reference connector, J4. Allow the equipment to warm up for 1 hour.

## 5-11. Frequency Reference 1 V/GHz Output (Cont'd)

## Bands 1 through 3

2. Adjust A2R4 (OFFSET) to the center of its mechanical range. Refer to Figure $5-28$ for the adjustment location.
3. On the sweep oscillator/RF plug-in:

Press [CW] [8] [GHz]
4. Adjust A2R1 (GAIN) for a DVM reading of $8.000 \pm 0.005$ VDC.
5. On the sweep oscillator/RF plug-in:

Press [CW] [1] [5] [GHz]
6. Adjust A2R4 (OFFSET) for a DVM reading of $15.000 \pm 0.005$ VDC.
7. Repeat steps 2 through 6 until the indicated voltages are obtained.

## Band 0

8. Adjust A2R6 (BAND 0 OFFSET) to the center of its mechanical range.
9. On the sweep oscillator/RF plug-in:

Press [CW] [1] [0] [MHz]
10. Adjust A2R6 (BAND 0 OFFSET) for a DVM reading of $0.010 \pm 0.005$ VDC.
11. On the sweep oscillator/RF plug-in:

## Press [CW] [2] [GHz]

12. Adjust A2R23 (BAND 0 GAIN) for a DVM reading of $2.000 \pm 0.005$ VDC.
13. Repeat steps 8 through 12 until the indicated voltages are obtained.

## 5-11. Frequency Reference 1 V/GHz Output (Cont'd)



Figure 5-28. Frequency Reference Adjustment Locations

## 5-12. ALC Adjustment

NOTE: Complete adjustment of the leveling loop requires several procedures to be performed in the order prescribed, from Paragraph 5-12 through 5-16. Deviation from this routine may cause improper leveling and/or power variation problems.

## DESCRIPTION

Adjustments compensate for DC offsets in the detected RF path and the main ALC amplifier. Power is roughly calibrated and low band flatness is optimized

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Digital Voltmeter | HP 3456A |
| Power Meter | HP 436A |
| Power Sensor | HP 8485A |
| Scalar Network Analyzer | HP 8757A |
| Detector | HP 85025B |
| Extender Board | HP 08350-60031 |
| 10 dB Attenuator | HP 8493C Option 010 |
| Adapter 3.5 (f) to Type-N (m) | HP Part No. 1250-1744 |

5-12. ALC Adjustment (Cont'd)


Figure 5-29. ALC Adjustment Test Setup

## PROCEDURE

NOTE: Turn AC power OFF when removing or installing PC boards.
NOTE: This procedure assumes that A3S1 is set to the factory-set position. Refer to Table 3-3 in the Operation Section of this manual for switch configuration information.

1. Connect the equipment as shown in Figure 5-29. With AC power off, remove A5 FM driver board. Place A4 assembly on an extender board. Press [INSTR PRESET] [CW]. Sweep the full range of the plug-in at any leveled power. Preset the following adjustments as indicated:

| A4R81 (OFS 1) | Midrange |
| :---: | :---: |
| A4R82 (OFS 2) | Midrange |
| A4R78 (OFS 3) | Midrange |
| A4R15 (GAIN) | Midrange |
| A4R7 (0 HI) | Fully CW |
| A4R8 (1 HI) | Fully CW |
| A4R14 (BIAS) | Midrange |
| A4R1 (SLP) | Midrange |

## 5-12. ALC Adjustment (Cont'd)

2 Float the ground on the digital voltmeter and measure the voltage between A4TP9 and A4TP10. Refer to Figure 5-30 for adjustment locations. Adjust A4R81 (OFS 1) for $0.000 \pm 0.001$ VDC.


Figure 5-30. ALC Adjustment Locations
3 Attach a jumper from A4TP11 to ground. Connect DVM HI to A4TP4 (reference to ground) and adjust A4R82 (OFS 2) for a DVM reading of $0.000 \pm 0.001$ VDC. Remove the jumper.
4. Connect the DVM between A4TP12 and A4TP9 (floatıng ground). Adjust A4R78 (OFS 3) for a DVM reading of $0.000 \pm 0.001$ VDC.
5. On the sweep oscillator/RF plug-in:

Press [CW] and ensure that the power is leveled (RF plug-in UNLEVELED light off). Connect DVM HI to A4TP7 (ground to P1 pin 42) and adjust A4R14 (BIAS) for a DVM reading of 0.000-0.001 VDC.
6. Set the sweep oscillator line power to off. Remove the A4 assembly from the extender board and reinsert the A4 assembly directly into the instrument. Set the sweep oscillator line power to ON.

Press [CW] [5] [0] [MHz]
Connect the power meter to the RF plug-in RF output.
7. Press [POWER LEVEL] [-] [5] [dBm]

Adjust A4R13 (0 LO) for an RF output power of $-5 \pm 0.1 \mathrm{dBm}$.

## 5-12. ALC Adjustment (Cont'd)

8. Press [POWER LEVEL] [7] [dBm]

Adjust A4R9 (0 MD) for an RF output power of $+7 \pm 0.1 \mathrm{dBm}$.
9. Iterate between steps 7 and 8 until both low and midpower ranges are calibrated and no readjustment is necessary.

10 Press [POWER LEVEL] [1] [0] [dBm]
Adjust A4R7 ( 0 HI ) for an RF output power at the HP 83592A connector of $+10 \pm 0.1 \mathrm{dBm}$.
11. Disconnect the power meter and monitor the RF output with the HP 8757A
12. On the sweep oscillator/RF plug-in-

Press [INSTR PRESET] to sweep the full range of the plug-in.
Press [POWER LEVEL] [-] [3] [dBm]
Press [RF BLANK]
Press [SAVEn] [1]
13. Select $1 \mathrm{~dB} /$ DIV display resolution on the scalar network analyzer.
14. Adjust A4R1 (SLP) for best overall flatness from 10 MHz to 2.4 GHz as observed on the scalar network analyzer.
15. Adjust A4R12 (1 LO) for best continuity at the bandswitch point at 2.4 GHz .
16. On the sweep oscillator/RF plug-in:

Press [POWER LEVEL] [7] [dBm]
Press [SAVEn] [2]
Adjust A4R10 (1 MD) for best continuity at the bandswitch point.
17. On the sweep oscillator/RF plug-in:

Press [POWER LEVEL] [1] [0] [dBm]
Press [SAVEn] [3]
Adjust A4R8 (1 HI) for best trace continuity at the bandswitch point.
18. Iterate between steps 15,16 , and 17 using RECALL 1,2 , and 3 until trace continuity at all three power settings is achieved.
19. With the AC power off, reinstall the A5 FM driver board assembly.

## 5-13. Power Calibration

NOTE: Complete adjustment of the leveling loop for power meter leveling requires several procedures to be performed in the order prescribed from Paragraph 5-12 through 5-16 Deviation from this routine may cause improper leveling and/or power variation problems.

## DESCRIPTION

Power is calibrated on a power meter at three points over the leveled power range: $-2,+6$, and +13 dBm .

## EQUIPMENT

| Scalar Network Analyzer | HP 8757A |
| :---: | :---: |
| Detector | HP 85025B |
| Power Meter | HP 436A |
| Power Sensor | HP 8485A |
| Sweep Oscillator Mainframe | HP 8350 |
| Adapter 3.5 (f) to Type-N (m) | HP Part No. 1250-1744 |
| 10 dB Attenuator | HP 8439C Option 010 |



Figure 5-31. Power Calibration Test Setup

## 5-13. Power Calibration (Cont'd)

## PROCEDURE

NOTE: This procedure assumes that A3S1 is set to the factory-set position. Refer to Table 3-3 in the Operation Section of this manual for switch configuration information. If the following steps result in A4R13 and A4R9 being adjusted near the end of their mechanical range, connect DVM LO to A4TP12 (floating ground) and DVM HI to A4TP9 Adjust A4R78 for $-0.2 \mathrm{mV} \pm 0.01 \mathrm{mV}$.

Before proceeding with the power calibration, the instrument MUST be warmed up for 30 minutes minimum with the cover on in order to stabilize the power.

1. Connect the equipment as shown in Figure 5-31 with the power meter connected to the RF output. Allow 30 minutes for warm-up.
2. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET]
Press [ $\because$ MOD] [CW] [5] [0] [MHz]
3. Set the plug-in for a front panel display of -2 dBm and press [SAVEn] [1].
4. Press [CW] [2] [.] [2] [GHz] and [SAVEn] [2].
5. Set the plug-in for a front panel display of +6 dBm and press [SAVEn] [5].
6. Press [CW] [5] [0] [MHz] and [SAVEn] [4].
7. Set the plug-in for a front panel display of +13 dBm and press [SAVE] [7].
8. Press [CW] [2] [.] [2] and [SAVEn] [8].
9. Adjust A4R1 (SLP) to get the same but opposite difference between ( 50 MHz and 2.2 GHz at -2 dBm ) and ( 50 Mhz and 2.2 GHz at +13 dBm ). See Figure 5-32.


Figure 5-32. o Slope Adjustment

## 5-13. Power Calibration (Cont'd)

10. Adjust A4R13 (0 LO) for equal but opposite deviations from -3 dBm at 50 MHz and 2.2 GHz .
11. Adjust A4R9 ( 0 MD ) for equal but opposite deviations from +6 dBm at 50 MHz and 2.2 GHz .
12. Adjust A4R7 ( 0 HI ) for equal but opposite deviations from +13 dBm at 50 MHz and 2.2 GHz .
13. Connect the scalar network analyzer to the RF plug-in output.
14. On the sweep oscillator/RF plug-in:

## Press [INSTR PRESET]

Press [START] [2] [.] [3] [GHz] [STOP] [7] [GHz]
Observing the scalar network analyzer, locate the frequency which is the mid-point of band 1 power variation, and set CW to that frequency.
15. Connect the power meter to the RF plug-in output connector.
16. Set the plug-in for a front panel display of -2 dBm and adjust A4R12 (1 LO) for a power meter reading of -2 dBm .
17. Set the HP 83592A for a front panel display of +6 dBm and adjust A4R10 (IMD) for a power meter reading of +6 dBm .
18. Set the HP 83592A for a front panel display of +13 dBm and adjust A4R8 (1HI) for a power meter reading of +13 dBm .
19. Repeat steps 2 through 18 until no further adjustment is necessary.


Figure 5-33. Power Calibration Adjustment Locations

## 5-14. Internal Leveled Flatness

NOTE: Complete adjustment of the leveling loop requires several procedures to be performed in the order prescribed, from Adjustments 5-12 through 5-16. Deviation from this routine may cause improper leveling and/or flatness problems.

## DESCRIPTION

Four parallel circuits on the A5 assembly provide adjustments for ALC flatness. BP1 through BP4 and SL1 through SL4 determine the shape of the flatness compensation signal.

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Scalar Network Analyzer | HP 8757A |
| Detector | HP 85025B |
| 10 dB Attenuator | HP 8493C Option 010 |
| Adapter 3.5 (f) to Type-N (m) | HP Part No. 1250-1744 |



Figure 5-34. Internal Leveled Flatness Adjustment Test Setup

## 5-14. Internal Leveled Flatness (Cont'd)

## PROCEDURE

1. Connect the equipment as shown in Figure 5-34. Allow 30 minutes for warm-up.
2. On the scalar network analyzer:

Press [PRESET]. Select [CHANNEL 2 OFF].
Press [SYSTEM] Select [MODE DC].
Select [CAL] [DC DET ZERO] [MANUAL] Before completing the detector zero, turn the plug-in RF output power off.

Select [CONT].
3. On the sweep oscillator/RF plug-in:

Press [RF] to ON
After the scalar network analyzer preset, the oscillator should be in full sweep range, 10.0 MHz to 20.0 GHz and the sweep time should be 0.2 seconds.

## Preset the Adjustments

4. Set A5R34, A5R36, A5R38, and A5R40 (BP1 - BP4) fully CW. Set A5R41 through A5R44 (SL1 - SL4) to mid-range. Refer to Figure 5-35.


Figure 5-35. Internal Leveled Flatness Adjustment Location

## 5-14. Internal Leveled Flatness (Cont'd)

5. On the scalar network analyzer:

## Press [SCALE] [1] [dB]

Press [REF], then select [REF LEVEL] and use the rotary knob to center the trace on the display. Adjust [REF POSN] to center the reference line. Refer to Figure 5-36.
6. On the sweep oscillator/RF plug-in:

Adjust the overall slope adjust, A5R48 (SLP), for the flattest display, as shown on the scalar network analyzer. Refer to Figure 5-37.


Figure 5-36. Trace Before Adjustments
FHi: AB REF +2.53 dBm


Figure 5-37. Trace After Main Slope Adjustment

## 5-14. Internal Leveled Flatness (Cont'd)

7. The adjustments affect the displayed output from left to right, with A5R34 (BP1) and A5R41 (SL1) having the greatest affect. The breakpoint and slope adjustments are done in pairs. A5R34 (BP1) and A5R41 (SL1) will be adjusted before continuing to A5R36 (BP2) and A5R42 (SL2) and so on.
8. Identify the breakpoint, refer to Figure 5-38. Adjust A5R34 (BP1) so that the adjustment point lies on the breakpoint (as closely as possible).

Use the SCALE function of the scalar network analyzer to increase the displayed resolution if needed.

Adjust A5R41 (SL1) to rotate the slope and bring it closer to a flatter display, refer to Figure 5-39. Iterate between A5R34 (BP1) and A5R41 (SL1) for the flattest display.

$$
\begin{array}{rl}
{[H 1:} \\
1.0 & d \mathrm{~dB} \\
\mathrm{REF} & +2.53 \mathrm{dBm}
\end{array}
$$



Figure 5-38. Identifying Breakpoint

$$
\mathrm{CH}_{1 . \mathrm{O}}^{\mathrm{CdB}} \mathrm{REF}+2.53 \mathrm{dBm}
$$



Figure 5-39. Trace After First Breakpoint and Slope Adjusted

## 5-14. Internal Leveled Flatness (Cont'd)

9. Repeat step 8 for the following adjustment pairs:

A5R36 (BP2) and A5R42 (SL2)
A5R38 (BP3) and A5R43 (SL3)
A5R40 (BP4) and A5R44 (SL4)
The final properly adjusted trace should be similar to Figure 5-40. If the trace is not adjusted properly, return to the preset conditions of the potentiometers. Do not attempt to begin readjustment from the middle of the procedure.

$$
\mathrm{cHla}_{1} \mathrm{~dB} \text { PEF }+\mathrm{En}_{\mathrm{A}} 53 \mathrm{dBm}
$$

1


Figure 5-40. Properly Adjusted Power

## 5-15. Squarewave Symmetry Adjustment

NOTE: Complete adjustment of the ALC leveling loop requires several procedures to be performed in the order prescribed from paragraphs 5-12 through 5-16. Deviation from this routine may cause improper leveling and/or power variation problems.

Turn AC power OFF when removing or installing PC boards.
This procedure assumes that A3S1 is set to the factory-set position. Refer to Table 3-3 in the Operation Section of this manual.

## DESCRIPTION

A4C23 (SYM 1) and A4R99 (SYM 2) minımize overshoot of the squarewave. A4R92 adjusts the duty cycle of the squarewave in bands 1-3.

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Oscilloscope | HP 1741A |
| Crystal Detector | HP 8473C |
| Attenuator | HP 8493C Option 010 |
| Adapter 3.5 (f) to Type-N (m) | HP Part No. 1250-1744 |



Figure 5-41. Squarewave Symmetry Adjustment Test Setup

## 5-15. Squarewave Symmetry Adjustment (Cont'd)

## PROCEDURE

1. Connect the equipment as shown in Figure 5-42, with A4 on an extender board. Allow one hour for warm-up.
2. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [CW] [ $\because$ MOD]
Press [POWER LEVEL] [0] [dBm]
NOTE: Ensure that you do not overdrive the detector as this will distort the squarewave.
3. Set the oscilloscope controls as follows.

Select MAIN SWEEP with 10 us/DIV time.
Set channel A to 005 V/DIV.
Set channel B to 1 V/DIV.


Figure 5-42. Squarewave Symmetry Adjustment Locations
4. Press [CW] [1] [.] [5] [GHz]. Alternately adjust A4C23 (SYM 1) and A4R99 (SYM 2) for the waveform shown in Figure 5-43.

## 5-15. SquareWave Symmetry Adjustment (Cont'd)

5. Press [CW] [5] [GHz] Check that the squarewave resembles that shown in Figure 5-43. If not, adjust A4C23 and A4R99 for best squarewave while alternately checkıng the squarewave at 1.5 GHz .
6. Repeat step 5 for 10,15 , and 20 GHz . Optimize the shape of the squarewave over the entire range of the plug-in. Pay particular attention to the changes between band 0 and bands 1,2, and 3 . Naturally, there will be slight variations at each end of the plug-in's range.
7. With the A4 board on an extender, there may be a slight "pip" on the detected signal. This will disappear when the board is mounted in the plug-in.
8. If you are unable to obtain the correct waveshape, you may need to adjust the value of A4R92. Replace A4R92 with a potentiometer having a mid-range value the same as that of A4R92. Vary its resistance until $50 \%$ duty cycle is obtained. Remove the potentiometer and measure its value. Replace with fixed resistor closest to the measured value.


Figure 5-43. Optimum Squarewave

## 5-16. ALC Gain Adjustment

NOTE: Complete adjustment of the leveling loop requires several procedures to be performed in the order prescribed, from Adjustments 5-12 through 5-16 Deviation from this routine may cause improper leveling and/or flatness problems.

## DESCRIPTION

A4R15 (GAIN) at the inverting input of A4U9, adjusts the gain of the main ALC amplifier. A4R15 (GAIN) is adjusted for maximum possible gain without producing ALC loop oscillations.

## EQUIPMENT

| Sweep Oscillator Mainframe | HP 8350 |
| :---: | :---: |
| Oscilloscope | HP 1741A |
| Crystal Detector | HP 8473C |
| Function Generator | HP 3325A |
| Adapter 3.5 (f) to Type-N (m) | HP Part No. 1250-1744 |
| 10 dB Attenuator | HP 8493C Option 010 |
| 50 Ohm Feedthru Termination | HP 10100C |



Figure 5-44. ALC Gain Adjustment Test Setup

## 5-16. ALC Gain Adjustment (Cont'd)

## PROCEDURE

1. Connect equipment as shown in Figure 5-44. Allow 30 minutes for warm-up
2. On the sweep oscillator/RF plug-in:

Press [INSTR PRESET] [CW].
Press [POWER LEVEL] [1] [0] [dB].
3. Set the oscilloscope controls as follows:

Select A vs B mode to display a frequency versus amplitude plot.
Set channel A for 0.05V/DIV, AC coupled.
Set channel B for 1 V/DIV, AC coupled.
Adjust horizontal position and channel A vertical position controls for a stable display at mid-screen.
4. Set the function generator as follows:
START FREQUENCY
100 Hz
STOP FREQUENCY
300 kHz
START CONTINUE
ON
FUNCTION
AMPLITUDE
OFFSET
TIME

SINE
1V p-p
0
150 msec
5. Adjust the amplitude for a 4 division modulation trace on the oscilloscope. The trace should be 2 divisions at 100 Hz . See Figure 5-45.


Figure 5-45. ALC Gain Adjusted Correctly (Worst Case)

## 5-16. ALC Gain Adjustment (Cont'd)

6. While monitoring channel A, manually sweep the entire RF plug-in frequency range and adjust A4R15 (GAIN) for 4 divisions of peaking at the RF plug-in frequency where the highest gain peaking occurs. See Figure 5-45. Refer to Figure 5-46 for adjustment locations.


Figure 5-46. ALC Gain Adjustment Location

## 5-17. Power Sweep

## DESCRIPTION

A 10 dB /sweep POWER SWEEP mode is selected and the resultant is displayed on the scalar network analyzer. Output of the power sweep circuit is adjusted for the correct sweep.

## EQUIPMENT

Sweep Oscillator Mainframe ..... HP 8350
Scalar Network Analyzer ..... HP 8757A
Detector ..... HP 85025B
10 dB Attenuator ..... HP 8493C Option 010
Adapter 3.5 (f) to Type- N (m) ..... HP Part No. 1250-1744


Figure 5-47. Power Sweep Adjustment Test Setup

## PROCEDURE

1. Connect the equipment as shown in Figure 5-47. Allow 30 minutes for warm-up.

## 5-17. Power Sweep (Cont'd)

2. On the scalar network analyzer:

Press [PRESET]. Select [CHANNEL 2 OFF].
Press [SYSTEM]. Select [MODE DC].
Select [CAL] [DC DET ZERO] [MANUAL] Before completing the detector zero, turn the plug-in's RF output power off.

Select [CONT].
Press [REF], then select [REF POSN]. Adjust the trace with the rotary knob to the bottom horizontal graticule.
3. On the sweep oscillator/RF plug-in:

Press [SHIFT] [CW] [POWER LEVEL] [0] [dB].
4. On the scalar network analyzer:

Press [SCALE] [5] [dB]
Press [REF], then select [REF LEVEL].
Adjust the trace with the rotary knob to one division below the center horizontal graticule.
5. On the sweep oscillator/RF plug-in:

Press [POWER SWEEP] [1] [0] [dB].
6. While observing the scalar network analyzer display of the POWER SWEEP output, adjust A5R50 (PWSP) (See Figure 5-48 for adjustment location) for $10 \mathrm{~dB} / \mathrm{sweep}$ (two major divisions). Refer to Figure 5-49 for properly adjusted power sweep.

## 5-17. Power Sweep (Cont'd)



Figure 5-48. Power Sweep Adjustment Location



Figure 5-49. Power Sweep After Adjustment

## 5-18. FM Driver

## DESCRIPTION

The FM driver high frequency offset is adjusted for a zero volt drive with no FM applied. A delay-line discriminator is used to detect and display FM on an oscilloscope. Adjustments are made for best overall frequency response from 100 Hz to 10 MHz . Compliance to a specification of $\pm 3 \mathrm{~dB}$ is checked between 100 Hz and 2 MHz .

## EQUIPMENT

Sweep Oscillator Mainframe ..... HP 8350
Digital Voltmeter ..... HP 3456A
Oscilloscope ..... HP 1741A
Function Generator ..... HP 3325A
Delay Line Descriminator . . . . Refer to Figure 1-3 (General Information)
Frequency Counter ..... HP 5343A
50 Ohm Feedthru Termination ..... HP 10100C


Figure 5-50. FM Adjustment Test Setup

## 5-18. FM Driver (Cont'd)

## PROCEDURE

## CAUTION

Turn off AC power when removing or installing PC boards.

1. The equipment in Figure 5-50 will be configured in the following procedure. In the interim, allow 30 minutes for warm-up for each instrument.

## FM Offset

2. Turn the HP 8350 AC power off and place the RF plug-in A5 FM driver assembly on extender board.
3. Turn the HP 8350 AC power on and connect DVM HI to A5 board connector pin 21 and DVM LO to A5TP7 (Ground). Adjust A5R19 (FM OFFSET) for $0.00 \pm 0.0001 \mathrm{~V}$. Refer to Figure 5-51.
4. Turn the HP 8350 AC power off and disconnect the DVM from test points. Remove the extender board, and reinstall the A5 FM driver board in the instrument.
5. On the sweep oscillator/RF plug-in:

Turn AC power on.
Set the sweep oscillator as follows:

FREQUENCY Sweep Mode
CW FREQUENCY
CW VERNIER
SWEEP TRIGGER
RF BLANK
Set the RF plug-in as follows:
POWER LEVEL
CW FILTER
ALC MODE
Any leveled power Off INT
6. Set the oscilloscope as follows:

MODE
A vs.B

## CHAN A

INPUT
50 ohm
VOLTS/DIV 0.005

## CHAN B

INPUT
DC
VOLTS/DIV

## [SHIFT] [CW]

Mid-band (10.00 GHz)
On
INT

## 5-18. FM Driver (Cont'd)

7. Set the function generator as follows:

FREQUENCY
FUNCTION
AMPLITUDE

10 MHz
SINE
Adjust the amplitude for a 100 mV p-p display on the oscilloscope screen.

## Flatness

8. Connect the frequency counter to the RF plug-in RF output. Apply +1 VDC to the rear panel FM INPUT with the function generator. A shift in frequency of approximately -20 MHz should occur on the frequency counter. This displays a correct FM sensitivity. If a frequency shift of -6 MHz is indicated, reset switch 5 on A3S1 to 0 . Refer to Table 3-3 in the Operation Section for switch configuration information.
9. Connect the equipment as shown in Figure 5-50 with the delay line descriminator connected to the RF output and the function generator connected to the rear panel FM INPUT connector.
10. Set ground reference on the oscilloscope to center line. Adjust the sweep oscillator CW FREQUENCY and CW VERNIER for a waveform at the center of the oscilloscope CRT.
11. Adjust channel A CAL (sensitivity) for a trace 4 divisions p-p, centered on the screen (This sets up a $100 \%$ amplitude reference.)
12. Sweep the function generator frequency from 100 Hz to 100 kHz . Select resistor A5R31 (See Figure $5-51$ ) so the amplitude at 100 Hz and at 100 kHz are the same $\pm 0.2$ divisions on the screen.


Figure 5-51. FM Driver Adjustment Location

## 5-18. FM Driver (Cont'd)

13. Sweep the function generator frequency from 100 Hz to 10 MHz . Iterate between adjustments A5C14 (LO) and A5R75 (HI) to obtain the most constant overall response from 100 Hz to 10 MHz .
14. Check that the $\pm 3 \mathrm{~dB}$ flatness specification is met between 100 Hz and 2 MHz as follows. Sweep the function generator frequency between 100 Hz and 2 MHz . On the oscilloscope, note the maximum point ( +3.0 dB ) can be up to 5.6 divisions, and the minimum point ( -3.0 dB ) which can be down to 2.8 divisions. Refer to Figure 5-52.


Figure 5-52. Flatness Response
15. If the flatness response in step 14 is not met, repeat steps 12 and 13 and make compromise adjustments in the 100 Hz to 2 MHz range to meet the flatness requirements.

## Section 6. Replaceable Parts

## INTRODUCTION

This section contains information for ordering parts. Table 6-1 lists the assemblies that are available for exchange or are under two-year warranty. Table 6-2 lists abbreviations used in the parts list and the names and addresses that correspond to the manufacturer's code numbers. Table 6-3 lists all replaceable parts in reference designator order.

## TWO-YEAR WARRANTY AND RESTORED EXCHANGE PARTS

A two-year warranty applies to both an original component and to one that is purchased as a replacement part either new or restored through the support life of the instrument. The restored exchange parts program allows a defective component to be exchanged for a factory-restored part that provides a substantial reduction in replacement cost. In addition, if the original component is covered by a two-year warranty, the exchanged component will also have a two-year warranty from the date of purchase. Table 6-1 identifies the components within the instrument that have a two-year warranty as well as those that are available as restored exchange parts.

## ABBREVIATIONS

Table 6-2 contains three major sections:

- Reference Designations explain the designators used in the parts list.
- Abbreviations define all abbreviations used in the descriptions of replaceable parts.
- Manufacturer's Code List references the name and address of a typical manufacturer with the code number provided in the parts list.


## REPLACEABLE PARTS LIST

Table 6-3 is the list of replaceable parts and is organized as follows:

- Electrical assemblies and their components in alpha-numerical order by reference designation and option.
- Chassis-mounted parts in alpha-numerical order by reference designation and option.
- Miscellaneous parts.

The information given for each part consists of the following•
a. The Hewlett-Packard part number.
b. Part number check digit (CD)
c. The total quantity (Qty) in the instrument
d. The description of the part.
e. A typical manufacturer of the part in a five-digit code.
$f_{\text {. }} \quad$ The manufacturer's number for the part.
The total quantity for each part is given only once - at the first appearance of the part number in the list.

NOTE: Total quantities for optional assemblies are totaled by assembly and not integrated into the standard list.

## ILLUSTRATIONS

Figures 6-1 (1 through 4) and 6-2 (1 through 3), Replaceable Parts, provide the location of front and back panel and exterior frame replaceable mechanical parts. These parts are numbered for reference and are listed in a table below each figure.

## ORDERING INFORMATION

To order a part listed in the Replaceable Parts List, quote the Hewlett-Packard part number with its check digit (CD), indicate the quantity, and address the order to the nearest Hewlett-Packard office. The check digit will ensure accurate and timely processing of your order.

To order a part that is not listed in the Replaceable Parts List, include the instrument model number, instrument serial number, description and function of the part, and the number of parts required. Address the order to the nearest Hewlett-Packard office.

## SPARE PARTS KIT

Stocking spare parts for an instrument is often done to ensure quick return to service after a malfunction occurs. Hewlett-Packard has a "Spare Parts Kit" available for this purpose. The kit consists of selected replaceable assemblies and components for this instrument. The contents of the kit and the "Recommended Spares" list for this instrument may be obtained on request and the "Spares Parts Kit" may be ordered through your nearest Hewlett-Packard office.

Table 6-1. Two Year Warranty and Restored Exchange Parts

| Reference <br> Designation | Description | Two-Year Warranty | Restored Exchange <br> Part |
| :---: | :---: | :---: | :---: |
| A12 | Switched YTM | Yes | Yes |
| A13 | YO 2.3 to 70 GHz | Yes | Yes |
| A14 | 2 to 7 GHz Power Amp | Yes | Yes |
| A16 | Mod/Splitter | Yes | Yes |
| A17 | 001 to 2.4 GHz Amp | Yes | Yes |
| A18 | Modulator Mixer | Yes | Yes |
| DC1 | Detector | Yes | No |

Table 6-2. Reference Designations, Abbreviations, and Manufacturer's Code List (1 of 3)


Table 6-2. Reference Designations, Abbreviations, and Manufacturer's Code List (2 of 3)


Table 6-2. Reference Designations, Abbreviations, and Manufacturer's Code List (3 of 3)


Table 6-3. Replaceable Parts


Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | C | Qty | Description | Mír Code | Mifr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 42 | 83590-60122 | 6 | 1 | BOARD ASSEMBLY-FRONT PANEL INTERFACE | 28480 | 83590-60122 |
| A 2 Cl | 0160-4084 | 8 |  | CAPACITOR FKD IUF $\pm 20^{\circ}{ }^{\circ} \mathrm{5} 5 \mathrm{VDCC}$ CER | 28480 | 0160-4084 |
| A2C2 | 0160-4084 | 8 |  | CAPACITOR FXD IUF $\pm 20{ }^{\circ} \mathrm{F}$ 50VDC CER | 28480 | 0160-4084 |
| A2C3 | 0160-4084 | $\bar{B}$ |  | CAPACITOR FXD IUF $\pm 20^{\circ} \mathrm{C} 50 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-4084 |
| A2C5 | 0160-0174 | 9 | 1 | CAPACITOR FXD 47UF $+80-20{ }^{\circ} \mathrm{C}$ 50VDC CER | 28480 | 0160-0174 |
| A2C6 | 0160-4084 | 8 |  | CAPACITOR FKD 1UF $\pm 20^{\circ}{ }^{\circ} 50 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-4084 |
| A2C7 | 0160-3879 | 7 | 30 | CAPACITOR FXO O1UF $\pm 20^{\circ} \cdot 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3879 |
| A2C8 | 0160-3875 | 3 | 1 | CAPACITOR FXD 22PF $\pm 5^{\circ} \mathrm{C}$ 200VDC CER $0 \pm 30$ | 28480 | 0160-3875 |
| A2C9 | 0160-4808 | 4 | 1 | CAPACITOR FXD 470PF $\pm 5^{\circ} \mathrm{\circ}$ I 100 VDC CER | 28480 | 0160-4808 |
| A2CR1 | 1901-0033 | 2 | 18 | DIODE-GEN PRP 180V 200MA DO-35 | 9 N 171 | 1N645 |
| A2CR2 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO-35 | 9N171 | 1N645 |
| A2CR3 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO-35 | 9N171 | 1N645 |
| A2CR6 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO-35 | 9N171 | 1N645 |
| A2CR7 | 1901-00.33 | 2 |  | DIODE-GEN PRP 180V 200MA DO-35 | 9N171 | 1N645 |
| A2J1 | 1251-5926 | 3 | 3 | CONNECTOR 50-PIN M POST TYPE | 28480 | 1251-5926 |
| A2J3 | 1200-1204 | 5 | 1 | SOCKET-IC 14.CONT DIP DIP-SLDR | 01417 | 2-641609.2 |
| A2K1 | 0490-0916 | 6 | 3 | RELAY-REED 1A 500MA 100VDC 5VDC.COIL | 28480 | 0490-0916 |
| A2L1 | 9100-1618 | 1 | 1 | INDUCTOR RF-CH-MLO 5 6UH 10\% | 28480 | 9100-1518 |
| A2MP1 <br> A2MP2 | 0380-0773 | 0 | 4 | NOT ASSIGNED SPACER-RVT-ON 5-IN-LG -152-IN-ID | 28480 | 0380-0773 |
| A2MP3 | 7121-2679 | 8 | 1 | LABEL-INFORMATION 14-IN-WD 4-IN-LG | 28480 | 7121-2679 |
| A2P1 | 1251-5491 | 7 | 2 | CONNECTOR 25 PIN F POST TYPE | 28480 | 1251-5491 |
| A201 | 1854-0474 | 4 | 2 | TRANSISTOR NPN SI PD $=310 \mathrm{MW}$ FT $=100 \mathrm{MHZ}$ | 04713 | 2N555 1 |
| A202 | 1853-0316 | 1 | 3 | TRANSISTOR-DUAL PNP PD=500MW | 28480 | 1853-0316 |
| A203 | 1854-0474 | 4 |  | TRANSISTOR NPN SI PD $=310 \mathrm{MW}$ FT $=100 \mathrm{MHZ}$ | 04713 | 2N5551 |
| $\mathrm{A}^{\text {2, }} 4$ | 1854-0477 | 7 | 3 | TRANSISTOR NPN 2N2222A SI TO-18 PD-500MW | 04713 | 2N2222A |
| A2R1 | 2100-3103 | 6 | 1 | RESISTOR-TRMR $10 \mathrm{~K} 10{ }^{\circ} \mathrm{H}$ C SIIDE-ADJ 17-TRN | 73138 | 89PRA10K |
| A2R2 | 0698-7268 | 5 | 2 | RESISTOR $21.5 \mathrm{~K} 1 \%$ O5W F TC-0 $\pm 100$ | 24546 | C3 1/8-T0-2152-F |
| A2R3 | 0698-3268 | 7 | 1 | RESISTOR 11.5K $1 \%$. 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1152-F |
| A2R4 | 2100-3109 | 2 | 1 | RESISTOR-TRMR 2K 10\% C SIDE-ADJ 17-TRN | 73138 | 89PR2K |
| A2R5 | 0757-0465 | 6 | 5 | RESISTOR 100K $14 \% 125 \mathrm{~W}$ F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1003-F |
| A2R6 | 2100-3054 | 6 | 2 | RESISTOR-TRMR 50K 10\% C SIDE-ADJ 17-TRN | 73138 | 89P950K |
| A2R7 | 0698-7257 | 2 | 3 | RESISTOR 7.5K 1\% O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-70-7501-F |
| A2R8 | 0757-0463 | 4 | 1 | RESISTOR 82 5k 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-8252-F |
| A2R9 | 0698-7251 | 6 | 3 | RESISTOR 4 22k 1\% O5W F TC $=0 \pm 100$ | 24546 | $\mathrm{C} 3-1 / 8-\mathrm{TO}-4221-\mathrm{F}$ |
| A2R10 | 0698-6320 | 8 | 1 | RESISTOR 5K. $1 \%$ 125W F TC $=0 \pm 25$ | 03888 | PME55-1/8-T9-5001-B |
| A2R11 | 0698-6630 | 3 | 1 | RESISTOR 20K $1 \%$ 125W F TC $=0 \pm 25$ | 28480 |  |
| A2R12 | 0698-3153 | 9 | 3 | RESISTOR $383 \mathrm{~K} 1 \%$. 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-3831-F |
| A2R13 | 0698-3431 | 6 | 1 | RESISTOR $2371 \%$ 125W F TC $=0 \pm 100$ | 03888 | PME55-1/8-T0-23R7-F |
| A2R14 | 0757-0438 | 3 | 7 | RESISTOR $511 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-5111-F |
| A2R15 | 0698-3156 | 2 | 4 | RESISTOR $147 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1472-F |
| A2R17 | 0757-0465 | 6 |  | RESISTOR 100K 1\% .125W F TC $=0 \pm 100$ | 24546 |  |
| A2R18 | 0698-3159 | 5 | 4 | AESISTOR $261 \mathrm{~K} 1 \%$. 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2612-F |
| A2R20 | 0757-0442 | 9 | 26 | RESISTOR 10K 1\% . 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A2R21 | 0757-0465 | 6 |  | RESISTOR 100K $1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1003-F |
| A2A22 | 0757-0465 | 6 |  | RESISTOR 100K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1003-F |
| A2R23 | 2100-3054 | 6 |  | RESISTOR-TRMR 50K 10\% C SIDE-ADJ 17 -TRN | 73138 | 89PR50k |
| A2R24 | 0698-7260 | 7 | 19 | RESISTOR 10K $1 \%$ OSW F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1002-F |
| A2R25 | 0698-7260 | 7 |  | RESISTOR 10K 1\% O5W F TC=0 $=100$ | 24546 | C3-1/8-T0-1002-F |
| A2R26 | 0698-7229 | 8 | 3 | RESISTOR $5111 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-TO-511R-F |
| A2R27 | 0698-7260 | 7 |  | RESISTOR 10K 1\% O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1002-F |
| A2R29 | 0698-5437 | 6 | 1 | RESISTOR 12K. $1 \%$ 125W F TC $=0 \pm 50$ | 28480 | 0698-5437 |
| A2SW1 | 3101-2751 | 1 | 1 | SWITCH-RKR DIP-RKR-ASSY 2-1A 015A 24VDC | 28480 | 3101-2751 |
| A2TP1 A2TP2 A2 TP3 | $0360-0535$ $0360-0535$ $0360-0535$ | 0 0 0 0 | 19 | TERMINAL-TEST POINT 3301N ABOVE | 28480 28480 28480 | $0360-0535$ $0360-0535$ $0360-0535$ |
| A2U1 | 1826-0092 | 3 | 3 | IC OP AMP GP DUAL TO-99 PKG | 28480 | 1826-0092 |
| A2U2 | 1858-0047 | 5 | 2 | TRANSISTOR ARRAY 16-PIN PLSTC DIP | 13606 | ULN-2003A |
| A2U3 | 1858-0047 | 5 |  | TRANSISTOR ARRAY 16-PIN PLSTC DIP | 13606 | ULN-2D03A |
| A2U4 | 1820-1416 | 5 | 5 | IC SCHMITT.TRIG TTL LS INV HEX 1-INP | 01295 | SN74LS14N |
| A2U5 | 1820-1730 | 6 | 5 | IC FF TTL LS D-TYPE POSEDGE-TRIG COM | 01295 | SN74LS273N |
| A2U6 | 1820-2150 | 6 | 1 |  |  |  |
| A2U7 | 1820-1730 | 6 |  | IC FF TTL LS D-TYPE POS-EDGE-TRIG COM | 01295 | SN74LS273N |
| A2U8 | 1820-1730 | 6 |  | IC FF TTL LS D-TYPE POS-EDGE-TRIG COM | 01295 | SN74LS273N |
| A2U9 | 1826-1186 | 8 | 6 | ANALOG SWITCH 4 SPST 16 -CERDIP | 06665 | SW-06GO |
| A2U10 | 1858-0069 | 1 | 1 | TRANSISTOR ARRAY 18-PIN PLSTC DIP | 13606 | ULN-2803A |
| A2U12 <br> A2U13 | $\begin{array}{r} 1826-0205 \\ 1820-1199 \end{array}$ | 0 1 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | IC TIMER TTL IC INV TTL LS HEX 1-INP | $\begin{aligned} & 18324 \\ & 01295 \end{aligned}$ | NE556N SN74LS04N |
| A2VR1 | 1902-0041 | 4 | 2 | DIODE-ZNR 5.11V 5\% DO-35 PD = 4W | 07263 | 1N751A |
| A2W2 | 8159-0005 | 0 | 10 | RESISTOR-ZERO OHMS 22 AWG LEAD DIA | 28480 | 8159-0005 |

See introduction to this section for ordering information.
*Indicates factory selected value

Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | $\begin{aligned} & \mathbf{C} \\ & \mathbf{D} \end{aligned}$ | Oty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 43 | 83525-60080 | 6 | 1 | BOARD ASSEMBLY-DIGITAL INTERFACE | 28480 | 83525-60080 |
| ${ }_{\text {A }}{ }^{\text {a }}$ C1 1 | 0160-0127 | 2 | 5 | CAPACITOR-FXD IUF $\pm 20^{\circ}$. 50 VDC CER | $28480$ | $0160-0127$ |
| A3C2 A3C3 | $0160-0127$ $0160-0127$ | 2 |  | CAPACITOR-FXD IUF $\pm 20^{\circ}{ }^{\circ} \mathrm{5} 5 \mathrm{VDCC}$ CER CAPACITOR-FXD 1UF $\pm 20^{\circ} .50 \mathrm{VDC} \mathrm{CER}$ | $\begin{aligned} & 28480 \\ & 28480 \end{aligned}$ | $0160-0127$ $0160-0127$ |
| A3C4 | 0160-0127 | 2 |  | CAPACITOR-FXD 1UF $\pm 20^{\circ}$. 50 VDCC CER | 28480 | 0160.0127 |
| A3C5 | 0160-3537 | 4 | 1 | CAPACITOR-FXD 680PF $\pm 59$ 100VDC MICA | 28480 | 0160.3537 |
| АЗС6 | 0180-0500 | 7 | 1 | CAPACITOR-FXD 47UF $\pm 20^{\circ}{ }^{\circ} \mathrm{COVVC}$ TA | 28480 | 0180-0500 |
| A351 | 1251-5926 | 3 |  | CONNECTOR 50-PIN M POST TYPE | 28480 | 1251.5926 |
| A3MP1 |  |  |  | NOT ASSIGNED BD EXTR ORANGE | 28480 | 5040.6852 |
| A3MP2 A3MP3 | 5040-6852 5000-9043 | 3 6 | 1 | BD EXTR ORANGE | 28480 | 5000-9043 |
| A3MP4 | 7121-4611 | 2 | 4 | LBL IN MADE USA | 28480 | 7121.4611 |
| A3R1 | 0757-0428 | 1 | 1 | RESISTOR 1.62K $1^{\circ}$ 。125W FTC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1621-F |
| A3R2 | 0698-3153 | 9 |  | RESISTOR $383 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-3831-F |
| A3R3 | 0698-3153 | 9 |  | RESISTOR $383 \mathrm{~K} 1^{\circ}$ 。125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-3831-F |
| A3R4 | 0698-7212 | 9 | 6 | RESISTDR $10019.05 W$ F TC $=0 \pm 100$ | 24546 | C3.1/8-TO-100R-F |
| A3S1 | 3101-2243 | 6 | 1 | SWITCH-RKR DIP-RKR-ASSY 8-1A .05A 30VDC | 28480 | 31012243 |
| A3U1 | 83592-60074 | 9 | 1 | ROM REPLACEMENT KIT (U1 NOT SEPARATELY REPLACEABLE) | 28480 | 83592-60074 |
| A3U2 | 83592-60074 | 9 |  | ROM REPLACEMENT KIT (U2 NOT SEPARATELY REPLACEABLE) | 28480 | 83592-60074 |
| A3U3 | 1826-0180 | 0 |  | IC TIMER TTL MONO/ASTBL | 18324 | NE555N |
| A3U4 | 1820-2081 | 2 | 1 | IC NMOS | 04713 | MC68A21P |
| A3U5 | 1820-3093 | 8 | 1 | IC-8000-SERIES PROGRAMMABLE TIMER | 28480 | 18203093 |
| A3U6 | 1820-1202 | 7 | 2 | IC GATE TTL LS NAND TPL 3-INP | 01295 | SN74LS10N |
| A3U7 | 1820-1197 | 9 | 3 | IC GATE TTL LS NAND QUAD 2-INP | 01295 | SN74LS00N |
| A3U8 | 1820-1416 | 5 |  | IC SCHMITT-TRIG TTL LS INV HEX 1-INP | 01295 | SN74LS14N |
| A3U9 | 1820-1216 | 3 | 7 | IC DCDA TTL LS 3-TO-8-LINE 3-INP | 01295 | SN74LST38N |
| A3U10 | 1820-1416 | 5 |  | IC SCHMITT-TRIG TTL LS INV HEX 1-INP | 01295 | SN74L'514N |
| A3U11 | 1820-1416 | 5 |  | IC SCHMITT-TRIG TTL LS INV HEX 1-INP | 01295 | SN74LS14N |
| A3U12 | 1810-0338 | 7 | 3 | NETWORK-RES 16 -DIP 100.0 OHM $\times 8$ | 11236 | 761-J-R100 |
| AJU13 | 1820-1216 | 3 |  | IC DCDR TTL LS 3-TO-8-LINE 3-INP | 01295 | SN74LS138N |
| A3U14 | 1820-1491 | 6 | 1 | IC BFR TTL LS NON INV HEX 1-INP | 01295 | SN74LS367AN |
| A3U15 | 1820-1416 | 5 |  | IC SCHMITT-TRIG TTL LS INV HEX 1-INP | 01295 | SN74LS14N |
| A3U16 | 1810-0338 | 7 |  | NETWORK-RES 16-DIP 1000 OHM $\times 8$ | 11236 | 761-3-R100 |
| A3U17 | 1820-2075 | 4 | 2 | IC TRANSCEIVER TTL LS BUS OCTL | 01295 | SN74LS245N |
| A3U18 A3U19 | $\begin{array}{r} 1820-2075 \\ 1810-0338 \end{array}$ | 7 |  | IC TRANSCEIVER TTL LS BUS OCTL NETWORK-RES 16-DIP 100.0 OHM $\times 8$ | $\begin{aligned} & 01295 \\ & 11236 \end{aligned}$ | $\begin{aligned} & \text { SN74LS245N } \\ & 761-3-R 100 \end{aligned}$ |
| A3XU1 A3XU2 | $\begin{aligned} & 1200-0541 \\ & 1200-0541 \end{aligned}$ | 1 | 2 | SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDA | $\begin{aligned} & 28480 \\ & 28480 \end{aligned}$ | $\begin{aligned} & 1200-0541 \\ & 1200-0541 \end{aligned}$ |
|  | 7121-4611 | 2 | 4 | LBLIN MADE USA | 28480 | 7121.4611 |

Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | $\begin{aligned} & \mathbf{C} \\ & \mathbf{D} \end{aligned}$ | Oty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A4 | 83592-60132 | 0 | 1 | BOARD ASSEMBLY-ALC | 28480 | 83592-60132 |
| AAC1 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm \mathbf{2 0} 0^{\circ} \mathrm{H}$ 100VDC CER | 28480 | 0160-3879 |
| A4C3 | 0180-2617 | 1 | 7 | CAPACITOR-FXD $68 \mathrm{CUF} \pm 10^{\prime \prime}{ }^{\circ} 35 \mathrm{VDC}$ TA | 25088 | D6R8GSIB35k |
| A4C4 | 0160-0945 | 2 | 2 | CAPACITOR-FXD 910PF $\pm 5^{*}$ - 100VDC MICA | 28480 | 0160-0945 |
| A4C6 | 0160-4084 | 8 |  | CAPACITOR-FXD 1UF $\pm 20{ }^{\circ} \mathrm{C}$ 50VDC CER | 28480 | 0160-4084 |
| A4C7 | 0160-3874 | 2 | 6 | CAPACITOR-FXD 10PF $\pm .5 \mathrm{FF}$ 200VDC CER | 28480 | 0160-3874 |
| A4C8 | 0160-4084 | 8 |  | CAPACITOR-FXD 1UF $\pm 20^{\circ}$. 50 VDCC CER | 28480 | 0160-4084 |
| A4C9 | 0160-4084 | 8 |  | CAPACITOR-FXD 1UF $\pm 20^{\circ} \div 50 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-4084 |
| A4C10 | 0180-2697 | 7 | 4 | CAPACITOR-FXD IOUF $\pm 10^{\circ} \mathrm{O} 25 \mathrm{VDC} \mathrm{TA}$ | 28480 | 0180-2697 |
| A4C11 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm 20^{\circ}$, 100VDC CER | 28480 | 0160-3879 |
| A4C12 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm 20^{\circ} \mathrm{a}$ 100VDC CER | 28480 | 0160-3879 |
| A4C13 | 0160-4084 | 8 |  | CAPACITOR-FXD 1UF $\pm 20^{\circ}{ }^{\circ} \mathrm{5} 50 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-4084 |
| A4C14 | 0160-0127 | 2 |  | CAPACITOR-FXD IUF $\pm 20^{\circ} \circ 50 \mathrm{VDC}$ CER | 28480 | 0160-0127 |
| A4C15 | 0180-2697 | 7 |  | CAPACITOR-FXD 10UF $\pm 10^{\circ} \mathrm{C} 25 \mathrm{VDC} \mathrm{TA}$ | 28480 | 0180-2697 |
| A4C16 | 0180-2697 | 7 |  | CAPACITOR-FXD 10UF $\pm 10^{\circ} \mathrm{C}$ 25VDC TA | 28480 | 0180-2697 |
| A4C17 | 0180-2697 | 7 |  | CAPACITOR-FXD 1OUF $\pm 10{ }^{\circ} \mathrm{O} 25 \mathrm{VDC} \mathrm{TA}$ | 28480 | 0180-2697 |
| A4C18 | 0180-2661 | 5 | 1 | CAPACITOR-FXD IUF $\pm 100.50 \mathrm{VDC}$ TA | 25088 | D1ROGS1A50k |
| A4C19 | 0160-4084 | B |  | CAPACITOR-FXD 1UF $\pm 20^{\circ} \mathrm{C}$ 50VDC CER | 28480 | 0160-4084 |
| A4C20 | 0160-4084 | 8 |  |  | 28480 | 0160-4084 |
| A4C21 | 0160-0572 | 1 | 3 | CAPACITOR-FXD 2200PF $\pm 20 \%$ 100VDC CER | 28480 | 0160-0572 |
| A4C22 | 0160-3874 | 2 |  | CAPACITOR-FXD 10PF $\pm$ SPF 200VDC CER | 28480 | 0160-3874 |
| A4C23 | 0121-0448 | 8 | 1 | CAPACITOR-V TRMR-CER 2 5-5PF 63V PC.MTG | 28480 | 0121-0448 |
| A4C25 | 0160-4084 | 8 |  | CAPACITOR-FXD 1UF $\pm 20^{\circ}{ }^{\circ} 50 \mathrm{VODC}$ CER | 28480 | 0160-4084 |
| A4C26 | 0160-3879 | 7 |  | CAPACITOR-FXD 01UF $\pm 20^{\circ} \pm 100 \mathrm{VOC} \mathrm{CER}$ | 28480 | 0160-3879 |
| A4C27 | 0160-3878 | 6 | 12 | CAPACITOR-FXD 1000PF $\pm 20{ }^{\circ} \mathrm{O}$ 100VDC CER | 28480 | 0160-3878 |
| A4C28 | 0160-0572 | 1 |  | CAPACITOR-FXD 2200PF $\pm 20 \% 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-0572 |
| A4C29 | 0160-3873 | 1 | 2 | CAPACITOR-FXD 4 7PF $\pm 5 \mathrm{FF}$ 200VDC CER | $28480$ | 0160-3873 |
| A4C30 | 0160-3873 | 1 |  | CAPACITOR-FXD 4 7PF $\pm$ 5PF 200VDC CER | $28480$ | 0160-3873 |
| A4C31 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm 20{ }^{\circ} \mathrm{O}$ 100VDC CER | 28480 | 0160-3879 |
| A4CR1 | 1901-1098 | 1 | 10 | DIODE-SWITCHING IN4150 50V 200MA 4NS | 15818 | 1N4150 |
| A4CR2 | 1901-1098 | 1 |  | DIODE-SWITCHING IN4150 50V 200MA 4NS | 15818 | 1N4150 |
| A4CR3 | 1901-0535 | 9 | 13 | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| A4CR4 | 1901-1098 | 1 |  | DIODE-SWITCHING IN4150 50V 200MA 4NS | 15818 | tN4150 |
| A4CR5 | 1901-1098 | 1 |  | DIODE-SWITCHING IN4150 50V 200MA 4NS | 15818 | TN4150 |
| A4CR7 | 1901-0535 | 9 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| A4CR8 | 1901-0535 | 9 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| A4CR9 | 1901-0535 | 9 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| A4CR10 | 1901-1098 | 1 |  | DIODE-SWITCHING IN4 I50 50V 200MA 4NS | 15818 | 1N4150 |
| A4CR11 | 1901-1098 | 1 |  | DIODE-SWITCHING IN4 150 50V 200MA 4NS | 15818 | IN4150 |
| A4.J1 | 1258-0124 | 7 | 2 |  | $28480$ | 1258-0124 |
| A4.J2 | 1258-0t24 | 7 |  | SHUNT-PROGRAMMABLE 1 DBL PIN SET; 100 | $28480$ | $1258-0124$ |
| A4L1 | 9140-0210 | 1 | 1 | INDUCTOR RF-CH-MLD 100UH 5\% | 28480 | 9140-0210 |
| A4MP1 |  |  |  | NOT ASSIGNED |  |  |
| A4MP2 | 5040-6848 | 7 | 1 | BOARD EXTR YELLOW | 28480 | 5040-6848 |
| A4MP3 | 5000-9043 | 6 |  | PIN | 28480 | 5000-9043 |
| A4MP4 | 1251-4932 | 9 | 4 | CONNECTOR-SGL CONT SkT 021-IN-BSC-SZ | 91506 | LSG 1AG14-1 |
| A4MP5 | 7121-1153 | 1 |  | LBL IN 83592 | 28480 | 7121-1153 |
| A4Q1 | 1853-0007 | 7 | 1 | TRANSISTOR PNP 2 N3251 SI TO-18 PD $=360 \mathrm{MW}$ | 04713 | 2N3251 |
| A4Q2 | 1854-0404 | 0 | , | TRANSISTOR NPN SI TO-18 PD $=360 \mathrm{MW}$ | 28480 | 1854-0404 |
| A403 | 1854-0295 | 7 | 2 | TRANSISTOR-DUAL NPN PD $=400 \mathrm{MW}$ | 28480 | 1854-0295 |
| A405 | 1855-0386 | 9 | 2 | TRANSISTOR J-FET 2N4392 N-CHAN D-MODE | 04713 | 2N4392 |
| A406 | 1855-0386 | 9 |  | TRANSISTOR J-FET 2N4392 N-CHAN D-MODE | 04713 | 2N4392 |
| A407 | 1855-0423 | 5 | 8 | TRANSISTOR MOSFET N-CHAN E-MODE TO-237 | 17856 | VN10KM |
| A4Q8 | 1855-0423 | 5 |  | TRANSISTOR MOSFET N-CHAN E-MODE TO-237 | 17856 | VN10kM |
| A409 | 1854-0295 | 7 |  | TRANSISTOR-DUAL NPN PD=400MW | 28480 | 1854-0295 |
| A4Q10 | 1853-0316 | 1 |  | TRANSISTOR-DUAL PNP PD $=500 \mathrm{MW}$ | 28480 | 1853-0316 |
| A4011 | 1853-0316 | 1 |  | TRANSISTOR-DUAL PNP PD $=500 \mathrm{MW}$ | 28480 | 1853-0316 |
| A4Q12 | 1855-0423 | 5 |  | TRANSISTOR MOSFET N-CHAN E.MODE TO-237 | 17856 | VN10kM |
| A4Q13 | 1855-0423 | 5 |  | TRANSISTOR MOSFET N-CHAN E.MODE TO-237 | 17856 | VN10KM |
| A4014 | 1853-0451 | 5 | 2 | TRANSISTOR PNP 2N3799 SI TO-18 PD $=360 \mathrm{MW}$ | 01295 | 2N3799 |
| A4Q15 | 1853-0451 | 5 |  | TRANSISTOR PNP 2N3799 SI TO-18 PD $=360 \mathrm{MW}$ | 01295 | 2N3799 |
| A4016 | 1855-0423 | 5 |  | TRANSISTOR MOSFET N-CHAN E-MODE TO-237 | 17856 | VN10kM |
| A4R1 | 2100-2633 | 5 | 1 | RESISTOR-TRMR 1K 10\% C SIDE-ADJ 1-TRN | 73138 | 82PAR1K |
| A4R2 | 0698-7267 | 4 | 3 | RESISTOR 19 6K ${ }^{\text {a }}$ [ $05 W$ F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1962-F |
| A4R7 | 2100-2516 | 3 | 1 | RESISTOR-TRMR 100K $10{ }^{\circ} \mathrm{C}$ C SIDE-ADJ 1 -TRN | 73138 | 82PAR100K |
| A4R8 | 2100-2515 | 2 | 1 | RESISTOR-TRMR $200 \mathrm{~K} 10^{\circ} \mathrm{C}$ C SIDE-ADJ 1 -TRN | 73138 | 82PAR200K |
| A4R9 | 2100-0670 | 6 | 5 | RESISTOR-TRMR $10 \mathrm{~K} 10{ }^{\circ} \mathrm{C}$ C SIDE-ADJ 17-TRN | 28480 | 2100-0670 |

Table 6－3．Replaceable Parts

| Reference Designation | HP Part <br> Number | $C$ <br> D | Cty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A4R10 | 2100－0670 | 6 |  | RESISTOR－TRMR IOK 10\％C SIDE－ADJ 17－TRN | 28480 | 2100－0670 |
| A4R12 | 2100－3753 | 2 | 2 | RESISTOR－TRMR 200k $10^{\circ}{ }^{\circ} \mathrm{C}$ C SIDE－ADJ 17－TRN | 28480 | 2100－3753 |
| A4R13 | 2100－0544 | 3 | 2 | RESISTOR－TRMR 100k $10^{\circ} \mathrm{C}$ C SIDE－ADJ 17－TRN | 28480 | 2100－0544 |
| A4R14 | 2100－0670 | 6 |  | RESISTOR－TRMA 10K $10{ }^{\circ} \circ$ C S SIDE－ADJ 17 －TRN | 28480 | 2100－0670 |
| A4R15 | 2100－2489 | 9 | 1 | RESISTOR－TRMR 5K $10^{\circ} \circ \mathrm{C}$ SIDE－ADJ 1－TRN | 73138 | 82PAR5K |
| A4R16 | 0698－7253 | 8 | 3 | RESISTOR 5 11k $1^{\circ} \circ$ O5W F TG $=0 \pm 100$ | 24546 | C3－1／8－T0－5111F |
| A4R17 | 0698－7253 | 8 |  | RESISTOR 511K $1^{\circ} \circ 05 \mathrm{~W}$ F TC $=0 \pm 100$ | 24546 | C3－1／8－50－5111 F |
| A4R18 | 0698－7257 | 2 |  | RESISTOR 75 K 10 ： $05 W \mathrm{WFTC}=0 \pm 100$ | 24546 | C3－1／8－10－7501 F |
| A4R19 | 0698－7263 | 0 |  | RESISTOR $133 \mathrm{~K} 1^{\circ}$ 。O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1332 F |
| A4R20 | 0698－7258 | 3 | 1 | RESISTOR B 25K 10．05W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－8251 F |
| A4R21 | 0698－7261 | 8 | 3 | RESISTOR 11k $1^{\circ} \circ 05 \mathrm{WF} \mathrm{TC}=0 \pm 100$ | 24546 | C3－1／8－T0－1102－F |
| A4R22 | 0698－7262 | 9 | 2 | RESISTOR 12 1k $1^{\circ}{ }^{\circ}$ O $05 W$ F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1212－F |
| A4R23 | 0698－7276 | 5 | 1 | RESISTOR $464 \mathrm{~K} \mathrm{1} 1^{\circ} \mathrm{C}$ ． 05 WW F TC $=0 \pm 100$ | 24546 | C3－1／B－T0－4642－F |
| A4R24 | 0698－7261 | 8 |  | RESISTOR 1 1k $1^{\circ}{ }^{\circ} \mathrm{F}$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／B－T0－1102－F |
| A4R25 | 0698－7261 | 8 |  | RESISTOR $11 \mathrm{~K} 1^{\circ}=05 W$ F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1102－F |
| A4R26 | 0698－7260 | 7 |  | RESISTOR 10K $1^{\circ}$ ：O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1002－F |
| A4R27 | 0698－72．31 | 2 | 1 | RESISTOR $6191^{\circ} \mathrm{O}$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－619R－F |
| A4R28 | 0698－7254 | 9 | 1 | RESISTOR 5 62K $1^{\circ}$ ： $05 W \mathrm{~W}$ F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－5621－F |
| A4R30 | 0837－01 19 | 7 | 1 | THERMISTOR TUB WITH AXL LEADS 5 K －OHM | 28480 | 0837－0119 |
| A4R31 | 0698－7279 | 8 |  | RESISTOR $619 \mathrm{~K} 1^{\circ}$ 。 $05 W$ F TC $=0 \pm 100$ | 24546 | C3－1／8－50－6192－F |
| A4R32 | 0698－7264 | 1 | 3 | RESISTOR 147K 1\％。O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－r0－1472－F |
| A4R33 | 0698－7249 | 2 | 2 | RESISTOR $348 \mathrm{~K} 1{ }^{\circ} \mathrm{s}$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－3481－F |
| A4R34 | 0698－3457 | 6 | 3 | RESISTOR 316K $1^{\text {to }}$（ 125W F TC $=0 \pm 100$ | 28480 | 0698－3457 |
| A4R35 | 0698－7260 | 7 |  | RESISTOR 10K $1^{19} 0$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1002－F |
| A4R36 | 0698－7260 | 7 |  | RESISTOR 10K $1^{\circ} \mathrm{KO}$ OSW F TC $=0 \pm 100$ | 24546 | C3－1／6－10－1002－F |
| A4R38 | 0698－7243 | 6 | 7 | RESISTOR $196 \mathrm{~K} 9^{\circ} \mathrm{i}$ O $05 \mathrm{WFFTC}=0 \pm 100$ | 24546 | C3－1／8－T0－1961－F |
| A4R39 | 0698－7282 | 3 | 1 | RESISTOR $82.5 \mathrm{~K} 9{ }^{\circ} \mathrm{O}$ O $05 \mathrm{WFTTC}=0 \pm 100$ | 24546 | C3－1／6－70－8252－F |
| A4R40＊ | 0698－7279 | 8 | 3 | RESISTOR 619K 190 O5W FTC $=0 \pm 100$ | 24546 | C3－1／8－T0－6192－F |
| A4R41＊ | 0698－7279 | 8 |  | RESISTOR 619K ${ }^{\text {1＊}}$ 。O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－6192－F |
| A4R42 | 0698－7256 | 1 | 3 | RESISTOR 681K $1^{\circ} \circ$ O 05 WF TC $=0 \pm 100$ | 24546 | C3－1／8－T0－6811－F |
| A4R43＊ | 0698－7270 | 9 | 1 | RESISTOR $251 \mathrm{TK} \mathrm{1} \mathrm{\%} \mathrm{O5W} \mathrm{~F} \mathrm{TC}=0 \pm 100$ | 24546 | C3-1/8-TO-2612-F |
| A4R44 | 0698－7233 | 4 | 1 | RESISTOR $7501^{\circ}{ }^{\circ} \mathrm{O}$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-TO-750R F |
| A4R45 | 0698－7243 | 6 |  | RESISTOR 196K 1\％OLI O F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1961－F |
| A4R46 | 0698－7234 | 5 | 4 |  | 24546 | C3－1／8－T0－825R F |
| A4R47 | 0837－0085 | 6 | 1 | THERMISTOR ROD 680－OHM TC $=+7^{\circ} \% / \mathrm{C}$－DEG | 28480 | 0837－0085 |
| A4R48 | 0698－7238 | 9 | 2 | RESISTOR $121 \mathrm{~K} 1{ }^{19} 0$ | 24546 | C3－1／8－T0－1211－F |
| A4R49 | 0698－7205 | 0 | 3 | RESISTOR $5111 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－51R1－F |
| A4R50 | 0757－0399 | 5 | 1 | RESISTOR $8251{ }^{\text {\％}}$（ 125W F TC $=0 \pm 100$ | 24546 | CT4－1／8－T0－82R5－F |
| A4R51 | 0698－7236 | 7 |  | RESISTOR 1K 10 O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1001－F |
| A4R52 | 0698－7229 | 8 |  | RESISTOR $5111{ }^{\text {1 }}$（\％OSW F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－511R－F |
| A4R53 | 0698－7232 | 3 | 2 |  | 24546 | C3－1／8－TO－681R－F |
| A4R54 | 0698－3151 | 7 | 2 | RESISTOR $287 \mathrm{~K} 1 \% 125 \mathrm{WFTC}=0 \pm 100$ | 24546 | CT4－1／8－TO 2871－F |
| A4R56 | 0698－7260 | 7 |  | RESISTOR 10k 10\％O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1002－F |
| A4R57 | 0698－7249 | 2 |  | RESISTOR 3 48K $1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－70－3481－F |
| A4R58 | 0698－7256 | 1 |  | RESISTOR $681 \mathrm{~K} 19 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－70－6811－F |
| A4R59 | 0698－7229 | 8 |  | RESISTOR $5111^{\circ} \circ$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－511R－F |
| A4R60 | 0698－7247 | 0 | 1 | RESISTOR $287 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－2871－F |
| A4R61 | 0698－7219 | 6 | 2 | RESISTOR $1961 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－196R－F |
| A4R62 | 0698－7212 | 9 |  | RESISTOR $1001 \%$ O5W F TC $=0 \pm 100$ | 24545 | C3－1／8－TO－100R－F |
| A4R63 | 0698－7243 | 6 |  | RESISTOR 1．96K 190．05W F TC＝0 $\pm 100$ | 24546 | C3－1／8－T0－1961－F |
| A4R64 | 0698－7256 | 1 |  | RESISTOR 6．81K $1^{\circ} \mathrm{C}$ ，D5W F TC $=0 \pm 100$ RESISTOR $2611^{\circ} \mathrm{C}$ O5W F TC $=0 \pm 100$ |  |  |
| A4R68 | 0698－7222 | 1 | 1 | RESISTOR $2611^{\circ} \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－261R－F |
| A4R69 | 0698－7277 | 6 | 3 | RESISTOR $511 \mathrm{KK} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－5112－F |
| A4R70 | 0698－7246 | 9 | 1 | RESISTOR 2 61K 1\％O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－2611－F |
| A4R71 | 0698－7268 | 5 |  | RESISTOR 215K 1\％O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－2152－F |
| A4R72 | 0698－7212 | 9 |  | RESISTOR $1001^{\circ} \mathrm{A}$ ．O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－100R－F |
| A4R73 | 0698－7212 | 9 |  | RESISTOR $1001^{\circ} \mathrm{C}$ ． 05 W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－100R－F |
| A4R74 | 0698－7243 | 6 |  | RESISTOR 1．96K 10．05W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1961－F |
| A4R75 | 0698－7274 | 3 | 1 | RESISTOR 38 3K $1^{\circ}{ }^{\circ}$ a $05 W \mathrm{WFTC}=0 \pm 100$ | 24546 | C3－1／8－T0－3832－F |
| A4R76 | 0698－7260 | 7 |  | RESISTOR 10K 1000 CWFTC | 24546 | C3－1／B－T0－1002－F |
| A4R77 | 0698.7260 | 7 |  | RESISTOR 10K 1 Pic 05W F TC $=0 \pm 100$ | 24546 | C3－1／B－T0－1002－F |
| A4R78 | 2100－1986 | 9 | 1 | RESISTOR－TRMR IK 10\％ C C TOP－ADJ 1－TRN | 73138 | 82PR1K |
| A4R79 | 0698．7260 | 7 |  | RESISTOR 10K 10＇006 F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－1002－F |
| A4R80 | 0698.7205 | 0 |  | RESISTOR $5111 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－51R1－F |
| A4R81 | 2100－2030 | 6 | 5 | RESISTOR－TRMR 20K 10\％${ }^{\circ} \mathrm{C}$ C TOP－ADJ 1－TRN | 73138 | 82PR20K |
| A4R82 | 2100－2030 | 6 |  | RESISTOR－TRMR 20K 10\％C TOP－ADJ 1－TRN | 73138 | 82PR20K |
| A4R83 | 0698.7234 | 5 |  | RESISTOR B25 10．0 O5W F TC $=0 \pm 100$ | 24546 | C33－1／8－T0－825R－F |
| A4R84 | 0698.7232 | 3 |  | RESISTOR $6811 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－TO－681R－F |
| A4R85 | 0698.7260 | 7 |  | RESISTOR 10K $1^{\circ} \mathrm{C}$ O OSW F TC $=0 \pm 100$ | 24546 | C3－1／8－70－1002－F |
| A4R86 | 0698.7251 | 6 |  | RESISTOR 4．22K 1\％O5W F TC $=0 \pm 100$ | 24546 | C3－1／8－T0－4221－F |

Table 6-3. Replaceable Parts

| Reference <br> Designation | HP Part Number | C <br> D | Cty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A4R87 | 0698-7243 | 6 |  | RESISTOR $196 \mathrm{~K} \mathrm{t}^{\circ} \mathrm{O}$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1961-F |
| A4R88 | 0698-7264 | 1 |  | RESISTOR $14.7 \mathrm{~K} 1^{\circ}$ 。O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-70-1472-F |
| A4R89 | 0698-7263 | 0 |  | RESISTOR $133 \mathrm{~K} 1{ }^{\circ} \mathrm{CO}$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1332-F |
| A4R90 | 0698-7264 | 1 |  | RESISTOR $147 \mathrm{~K} 1 \mathrm{l}^{\circ} \mathrm{O}$ O5W F TC $-0 \pm 100$ | 24546 | C3-1/8-T0-1472-F |
| A4R91 | 0698-7240 | 3 | 1 | RESISTOR $147 \mathrm{~K} 1{ }^{\circ} \mathrm{CO}$ O W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1471-F |
| A4R92- | 0698-7280 | 1 | 6 | RESISTOR $581 \mathrm{~K} 1^{\circ} \mathrm{O}$. O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-6812-F |
| A4R93 | 0698-7260 | 7 |  | RESISTOR 10K $1^{\circ} \mathrm{O}$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1002-F |
| A4R94 | 0698-7242 | 5 | 3 | RESISTOR 1.78 K lic O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1781-F |
| A4R96 | 0698-7251 | 6 |  | RESISTOR 4.22K $1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-4221-F |
| A4R97 | 0698-7267 | 4 |  | RESISTOR $196 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1962-F |
| A4R98 | 0698-7257 | 2 |  | RESISTOR $75 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-7501-F |
| A4R99 | 2100-1738 | 9 | 2 | RESISTOR-TRMR 10K 10\% C TOP-ADJ 1-TRN | 73138 | 82PR10K |
| A4R100 | 0698-7262 | 9 |  | RESISTOR $121 \mathrm{~K} 1{ }^{\circ} \mathrm{O}$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1212-F |
| A4R101. | 0698-7263 | 0 | 3 | RESISTOR $133 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1332-F |
| A4R102 | 0698-3440 | 7 |  | RESISTOR 19619 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-196R-F |
| A4R103 | 0757-0424 | 7 | 1 | RESISTOR $11 \mathrm{~K} 1 \% 125 \mathrm{~W}$ F TC-0 $0 \pm 100$ | 24546 | CT4 1/8-TO-1101-F |
| A4R105 | 0698-7205 | 0 |  | RESISTOR $5111^{4} \mathrm{O}$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-TO-51R1-F |
| A4R106. | 0698-3440 | 7 | 2 | RESISTOR $1961 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4 1/8-TO-196R-F |
| A4R108 | 0698-8827 | 4 | 5 | RESISTOR 1M 1\% 125W F TC $=0 \pm 100$ | 28480 | 0698-8827 |
| A4R110 | 0698-724.3 | 6 |  | RESISTOR 196K 19005 WF TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1961-F |
| A4TP1 | $1251-5618$ $1251-5618$ | 0 | 16 | CONNECTOR 8-PIN M POST TYPE | 28480 28480 | $\begin{aligned} & 1251-5618 \\ & 1251-5618 \end{aligned}$ |
| A4TP2 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 | $\begin{aligned} & 1251-5618 \\ & 1251-5618 \end{aligned}$ |
| A4TP3 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 28480 | $1251-5618$ $1251-5618$ |
| A4TP4 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 28480 | $1251-5618$ $1251-5618$ |
| A4TP5 A4TP6 | $1251-5618$ $1251-5618$ | 0 0 |  | CONNECTOR 8-PIN M POST TYPE CONNECTOR 8-PIN M POST TYPE | 28480 28480 | $1251-5618$ $1251-5618$ |
| A4TP6 | $1251-5618$ $1251-5618$ | 0 |  | CONNECTOR 8-PIN M POST TYPE CONNECTOR 8-PIN M POST TYPE | 28480 28480 | $1251-5618$ $1251-5618$ |
| A4TP8 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 | 1251-5618 |
| A4TP9 | 0360-0535 | 0 |  | TERMINAL-TEST POINT 33DIN ABOVE | 28480 | 0360-0535 |
| A4TP10 | 0360-0535 | 0 |  | TERMINAL-TEST POINT 33DIN ABOVE | 28480 | 0360-0535 |
| A4TP11 | 0360-0535 | 0 |  | TERMINAL-TEST POINT 33DIN ABOVE | 28480 | 0360-0535 |
| A4TP12 | 0360-0535 | 0 |  | TERMINAL-TEST POINT 33DIN ABOVE | 28480 | 0360-0535 |
| A4U1 | 1826-1186 | 8 |  | ANALOG SWITCH 4 SPST 16 -CERDIP | 06665 | SW-06GQ |
| A4U2 | 1826-0616 | 7 | 2 | IC OP AMP PRCN QUAD 14-DIP-C PKG | 06665 | OP-11EY |
| A4U3 | 1826-0610 | 1 | 2 | IC MULTIPLXR 4-CHAN-ANLG OUAL 16-DIP-C | 06665 | MUX24FQ |
| A4U4 | 1826-1186 | 8 |  | ANALOG SWITCH 4 SPST 16 -CERDIP | 06665 | SW-06GQ |
| A4U5 | 1826-0616 | 7 |  | IC OP AMP PREN QUAD 14-DIP-C PKG | 06665 | OP-11EY |
| A4U6 | 1826-0610 | 1 |  | IC MULTIPLXR 4-CHAN-ANLG DUAL 16-DIP-C | 06665 | MUX24FO |
| A4U7 | 1820-1197 | 9 |  | IC GATE TTL LS NAND QUAD 2-INP | 01295 | SN74LSOON |
| A4UB | 1826-1186 | 8 |  | ANALOG SWITCH 4 SPST 15 -CERDIP | 06665 | SW-06GQ |
| A4U9 | 1826-0319 | 7 | 2 | IC OP AMP LOW-BIAS-H-IMPD TO-99 PkG | 04713 | LF356G |
| A4U10 | 1826-1221 | 2 | 3 | IC COMPARATOR PRCN 8-DIP-C PKG | 28480 | 1826-1221 |
| A4U11 | 1826-0752 | 2 | 6 | D/A 12-BIT 16-CBRZ/SDR CMOS | 24355 |  |
| A4U12 | 1820-1216 | 3 |  | IC DCDR TTL LS 3-TO-8-LINE 3-INP | 01295 | SN74LS138N |
| A4U13 | 1820-1730 | 6 |  | IC FF TTL LS D-TYPE POS-EDGE-TRIG COM | 01295 | SN74LS273N |
| A4U14 | 1820-1199 | 1 |  | IC INV TTL LS HEX 1-INP | 01295 | SN74LS04N |
| A4U15 | 1820-1198 | 0 | 1 | IC GATE TTL LS NAND QUAD 2-INP | 01295 | SN74LS03N |
| A4U16 | 1826-0021 | 8 | 1 | IC OP AMP GP TO-99 PKG | 27014 |  |
| A4U17 | 1826-0447 | 2 | 1 | IC OP AMP WB TO-99 PKG | 27014 | LF257H |
| A4U18 | 1826-0319 | 7 |  | IC OP AMP LOW-BIAS-H-IMPD TO-99 PKG | 04713 | LF356G |
| A4VR1 | 1902-0041 | 4 |  |  |  |  |
| A4VR2 | 1902-0111 | 9 |  | DIODE-ZNR 1N753A $6.2 \mathrm{~V} 5 \%$ DO-7 PD - 4W | 28480 | 1902-0111 |
| A4VR3 | 1902-3070 | 5 | 2 | DIODE-ZNR 4 22V 5\% DO-35 PD= ${ }^{\text {a }}$ 4W | 28480 | 1902-3070 |
| A4VR4 | 1902-0049 | 2 | 2 | DIODE-ZNR 619 V 5\% DO-35 PD $=.4 \mathrm{~W}$ | 28480 |  |
| A4VR5 | 1902-0049 | 2 |  | DIODE-ZNR 619 V \% DO-35 PD $=.4 \mathrm{~W}$ | 28480 | 1902-0049 |
| A4W4 A4W6 | $\begin{aligned} & 8159-0005 \\ & 8159-0005 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA | $\begin{aligned} & 28480 \\ & 28480 \end{aligned}$ | $\begin{aligned} & 8159-0005 \\ & 8159-0005 \end{aligned}$ |

Table 6-3. Replaceable Parts


Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | $C$ <br> $D$ | Aty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A5R1 | 0698-0083 | 8 | 9 | RESISTOR $196 \mathrm{~K} 1^{\circ} \mathrm{O}$ (25W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-1961-F |
| A5R2 | 0698-3154 | 0 | 4 | RESISTOR $422 \mathrm{~K} 1^{\circ} \mathrm{O}$ : 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-4221-F |
| A5R3 | 0698-3154 | 0 |  | RESISTOR 4 22K 10. 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-4221-F |
| A5R4 | 0698-3154 | 0 |  | RESISTOR $422 \mathrm{~K} 1^{\circ}$ 。125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-4221-F |
| A5R5 | 0698-3154 | 0 |  | RESISTOR 4.22K $1^{10} 125 \mathrm{~W}$ F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-4221-F |
| A5R6 | 0757-0439 | 4 | 2 | RESISTOR 6. B1K $1 \%$, 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-6811-F |
| A5R7 | 0757-0439 | 4 |  | RESISTOR $681 \mathrm{~K} 1^{10}$-125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-6811-F |
| A5R8 | 0698-3158 | 4 | 2 | RESISTOR 23.7K 1 ": 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2372-F |
| A5R9 | 0698-6360 | 6 | 6 | RESISTOR 10K 1\% 125W F TC $=0 \pm 25$ | 28480 | 0698-6360 |
| A5R10 | 0699-0124 | 0 | , | RESISTOR 10.2 K 1\% 125 W F TC $=0 \pm 25$ | 28480 | 0699-0124 |
| A5R11 | 0698-3155 | 1 | 2 | RESISTOR $464 \mathrm{~K} 1^{\circ} \mathrm{C}$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-4641-F |
| A5R12 | 0698-0083 | 8 |  | RESISTOR $196 \mathrm{~K} 1{ }^{\circ} \mathrm{E}$ - 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-1961-F |
| A5R13 | 0698-3446 | 3 | 2 | RESISTOR $3831 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-383R-F |
| A5R14 | 0757-0394 | 0 | 2 | RESISTOR $5111 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-51R1-F |
| A5R15 | 0757-0394 | 0 |  | RESISTOR $5111 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-51R1-F |
| A5R17 | 0757-0442 | 9 |  | RESISTOR 10K $1^{\text {mio }} 10125 \mathrm{~W}$ F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A5R18 | 0757.0442 | 9 |  | RESISTOR 10K $1^{\text {Hib }}$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A5P19 | 2100-3749 | 6 | 3 | RESISTOR-TRMR 5K 10\% C SIDE-ADJ 17 TRN | 28480 | 2100-3749 |
| A5R20 | 0757.0458 | 7 | 4 | RESISTOR $51.1 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-5112-F |
| A5R21 | 0698-3136 | 8 | 1 | RESISTOR $17.8 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1782-F |
| A5R22 | 0698-6.360 | 6 |  | RESISTOR 10K 1\% 125W F TC $=0 \pm 25$ | 28480 | 0698-6360 |
| A5R23 | 0698-3151 | 7 |  | RESISTOR 2 $87 \mathrm{KK} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-2871-F |
| A5R26 | 0698-0083 | 8 |  | PESISTOR 1.96K $1 \%$ 125W F TC=0 0100 | 24546 | CT4-1/8-TO-1961-F |
| A5R27 | 0698-0083 | 8 |  | RESISTOR 1.96K $1 \%$. 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-1961-F |
| A5R28 | 0757-0.382 | 6 | 2 | RESISTOR 16.2 1\%.125W F TC $=0 \pm 100$ | 19701 | 5033R-1/8-T0-16R2-F |
| A5R29 | 07570.382 | 6 |  | RESISTOR $16.21{ }^{\circ} \mathrm{O}$ 。 125 W F TC $=0 \pm 100$ | 19701 | 5033R-1/8-TO-16R2-F |
| A5R30 | 0757.0398 | 4 |  | RESISTOR 75 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/B-T0-75RO-F |
| A5R32 | 0757.0403 | 2 | 2 | RESISTOR 121 1\% 125W F TC=0 $\pm 100$ | 24546 | CT4-1/8-TO-121R-F |
| A5R33 | 06987280 | 1 |  | RESISTOR $68.1 \mathrm{~K} 1 \%$ O5W F TC=0 $\pm 100$ | 24546 | C3-1/B-T0-6812 F |
| A5R34 | 2100-2574 | 3 | 4 | RESISTOR-TRMR $50010^{\circ} \mathrm{O}$ C SIDE-ADJ 1-TRN | 73138 | 82PAR500 |
| A5R35 | 06987280 | 1 |  | RESISTOR $681 \mathrm{~K} 1 \mathrm{\%}$ \% O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-6812 F |
| A5R36 | 2100.2574 | 3 |  | RESISTOR-TRMR $50010 \%$ C SIDE-ADJ 1 1-TRN | 73138 | 82PAR500 |
| A5R37 | 0698-7280 | 1 |  | RESISTOR 68.1K $1 \%$ O5W F TC=0 $\pm 100$ | 24546 | C3-1/B-T0-6812-F |
| A5R38 | 2100-2574 | 3 |  | RESISTOR-TRMR $50010 \%$ C SIDE-ADJ 1-TRN | 73138 | 82PAR500 |
| A5R39 | 0698-7280 | 1 |  | RESISTOR $681 \mathrm{~K} \mathrm{1} \mathrm{\%} \mathrm{O5W} \mathrm{~F} \mathrm{TC}=0 \pm 100$ | 24546 | C3-1/8-T0-6812 F |
| A5R40 | 2100-2574 | 3 |  | RESISTOR-TRMR $50010 \%$ C SIDE-ADJ 1-TRN | 73138 | 82PAR500 |
| A5R41 | 2100-3611 | 1 | 9 | RESISTOR-TRMR 50K 10\% C SIDE-ADJ 17-TRN | 28480 | 2100-3611 |
| A5R42 | 2100-3611 | 1 |  | RESISTOR-TRMR 50K 10\% C SIDE-ADJ 17-TRN | 28480 | 2100-3611 |
| A5R43 | 2100-3511 | 1 |  | RESISTOR-TRMR 50K 10\% C SIDE-ADJ 17 -TRN | 28480 | 2100-3611 |
| A5R44 | 2100-3611 | 1 |  | RESISTOR-TRMR 50K 10\% C SIDE-ADJ 17-TRN | 28480 | 2100-3611 |
| A5R45 | 0757.0442 | 9 |  | RESISTOR 10K $1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A5R46 | 0757.0420 | 3 | 3 | RESISTOR $7501^{19} 0$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-751 F |
| A5R47 | 07570420 | 3 |  | RESISTOR 750 1\% . 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-751.F |
| A5R48 | 2100-3759 | 8 | 2 | RESISTOR-TRMR $2 \mathrm{~K} 10 \% \mathrm{C}$ CIDE-AD. 17.TRN | 28480 | 2100-3759 |
| A5R49 | 0698-7280 | 1 |  | RESISTOR 68.1K $1 \%$ O 6 W F TC=0 $\pm 100$ | 24546 | C3-1/8-T0-6812-F |
| A5R50 | 2100-3749 | 6 |  | RESISTOR-TRMR 5K 10\% C SIDE-ADJ 17.TRN | $28480$ |  |
| A5R51 | 0698-3156 | 2 |  | RESISTOR 14.7K 1\% .125W F TC $=0 \pm 100$ | $24546$ | CT4-1/8-T0-1472-F |
| A5R52 | 0698-3156 | 2 |  | RESISTOR 14.7K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1472-F |
| A5R53 | 0757-0346 | 2 | 6 | RESISTOR 10 1\% ${ }^{\circ} \mathrm{C}$ 125W F TC $=0 \pm 100$ | 28480 | $0757-0346$ |
| A5R54 | 07570346 | 2 |  | RESISTOR $101 \%$ 125W F TC=0 $\pm 100$ | 28480 | 0757-0346 |
| A5R55 | 0757-0346 | 2 |  | RESISTOR 10 1\% . 125 W F TC=0 $=100$ | 28480 | 0757-0346 |
| A5R56 | 0757-0346 | 2 |  | RESISTOR $101 \%$ 125W F TC $=0 \pm 100$ | 28480 | 0757-0346 |
| A5R57 | 0757-0346 | 2 |  | RESISTOR 10 1\% . 125 W F TC $=0 \pm 100$ | 28480 | 0757-0346 |
| A5R58 | 0757-0346 | 2 |  | RESISTOR $101 \%$ 125W F TC=0 $\pm 100$ | 28480 | 0757-0346 |
| A5R59 | 0698-6360 | 6 |  | RESISTOR 10K $.12 \% .125 W$ F TC $=0 \pm 25$ | 28480 | 0698-6360 |
| A5R60 | 0698-6360 | 6 |  | RESISTOR 10K . $1 \%$. 125 W F TC $=0 \pm 25$ | 28480 | 0698-6360 |
| A5R61 | 0698-6360 | 6 |  | RESISTOR 10K 10.125 W F TC $=0 \pm 25$ | 28480 | 0698-6360 |
| A5R62 | 0698-6.360 | 6 |  | RESISTOR 10K 1 1\% 125 W F TC $=0 \pm 25$ | 28480 | 0698-6360 |
| A5R63 | 0757-0467 | 8 |  | RESISTOR 121K $1 \% 125 \mathrm{WF}$ TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1213-F |
| A5R64 | 0698-6363 | 9 | 2 | RESISTOR 40K $1 \%$ 125W F TC=0 $=25$ | 28480 | 0698-6363 |
| A5R65 A5R66 | $\begin{aligned} & 07570289 \\ & 0698-6363 \end{aligned}$ | 2 | 2 | RESISTOR 13.3K $1 \%$ 125W F TC=0 $=000$ RESISTOR 40K $1 \%$ 125W F TC $=0 \pm 25$ | $\begin{aligned} & 19701 \\ & 28480 \end{aligned}$ | $\begin{aligned} & \text { 5033R-1/8-TO-1 332-F } \\ & 0698-6363 \end{aligned}$ |
| A5R67 | 0698-3447 | 4 | 6 | RESISTOR $4221 \%$ 125W FTC $=0 \pm 100$ | 24546 | CT4-1/8-T0-422R-F |
| A5R68 | 0698-3447 | 4 |  | RESISTOR $4221 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-422R-F |
| A5R69 | 0698-3447 | 4 |  | RESISTOR 422 1\% $^{\circ} \mathrm{C}$. 125 WF TC-0 $\pm 100$ | 24546 | CT4-1/8-T0 422R-F |
| A5R70 | 0698-3447 | 4 |  | AESISTOR 422 1\% .125W F TC=0 $\pm 100$ | 24546 | CT4-1/8-T0-422R-F |
| ASR71 | 06983447 | 4 |  | HESISTOR $4221 \%$. 125 W F TC-0 $=100$ | 24546 | CT4-1/8-T0-422R-F |
| A5R72 | 06983447 | 4 |  | RESISTOR 422 1\% .125W F TC $=0 \pm 100$ | 24545 | CT4-1/8-T0-422R-F |
| A5R73 | $0757-0280$ | 3 | 11 | RESISTOR 1K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1001-F |
| A5R74 | 0757.0280 | 3 |  | RESISTOR 1K 1\% . 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1001-F |

Table 6-3. Replaceable Parts


Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | $\mathbf{D}$ | Oty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A6 | 83592-60106 | 8 | 1 | BOARD ASSEMBLY-SWEEP CONTROL | 28480 | 83592-60106 |
| A6C5 | 0180-2617 | 1 |  | CAPACITOA-FXD $684 \mathrm{~F} \pm 10^{\circ}{ }^{\circ} \mathrm{3} 35 \mathrm{VDC} \mathrm{TA}$ | 25088 | D6R8GS1B35k |
| A6C6 | 0180-2617 | 1 |  | CAPACITOR-FXD 6.8UF $\pm 10^{\circ}{ }^{\circ}$ 35VDC TA | 25088 | D6R8G51B35k |
| A6C7 | 0180-2815 | 1 | 3 | CAPACITOR-FXD 100UF $\pm 20^{\circ}$ \% 10VDC TA | 28480 | 0180-2815 |
| A6C9 | 0180-0228 | 6 | 6 | CAPACITOR-FXD 22UF $\pm 10{ }^{\circ} \mathrm{O}$ 15VDC TA | 56289 | 150D226×9015B2 |
| A6C10 | 0180-0228 | 6 |  | CAPACITOR-FXD 22UF $\pm 10^{\circ}{ }^{\circ}$ 15VDC TA | 56289 | 1500226x901582 |
| A6C14 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20{ }^{\circ} \mathrm{O}$ 100VDC CER | 28480 | 0160-3878 |
| A6C15 | 0160-0573 | 2 | 1 | CAPACITOR-FXD 4700PF $\pm 200^{\circ} \cdot 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-0573 |
| A6C16 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20{ }^{\circ} \mathrm{C}$ - 100VDC CER | 28480 | 0160-3878 |
| A6C17 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20^{\circ} \circ 100 \mathrm{VDC}$ CER | 28480 | 0160-3878 |
| A6C19 | 0160-0575 | 4 |  | CAPACITOR-FXD 047UF $\pm 20^{\circ} \circ 50 \mathrm{VDC}$ CER | 28480 | 0160-0575 |
| A6C20 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20^{\circ} \mathrm{C}$ 100VDC CER | 28480 | 0160-3878 |
| A6C21 | 0160-4084 | 8 |  | CAPACITOR-FXD 1UF $\pm \mathbf{2 0} 0^{\circ} \mathrm{O}$ 50VDC CER | 28480 | 0160-4084 |
| A6C22 | 0160-4084 | 8 |  | CAPACITOR-FXD 1UF $\pm$ 20\% ${ }^{\circ} \mathrm{5}$ 50VDC CER | 28480 | 0160-4084 |
| A6C23 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm 20{ }^{\circ} \mathrm{C}$ 100VDC CER | 28480 | 0160-3879 |
| A6C24 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm 20 \% 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3879 |
| A5C25 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20^{\circ} \mathrm{O}$ 100VDC CER | 28480 | 0160-3878 |
| A6C26 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20{ }^{\circ} \mathrm{a}$ 100VDC CER | 28480 | 0160-3878 |
| A6C27 | 0160-0575 | 4 |  | CAPACITOR-FXD 047UF $\pm 20{ }^{\circ} \mathrm{O} 50 \mathrm{VDCC}$ CER | 28480 | 0160-0575 |
| A6C28 | 0160-3874 | 2 |  | CAPACITOR-FXD 10PF $\pm 5 \mathrm{PF}$ 200VOC CER | 28480 | 0160-3874 |
| A6CR1 | 1901-0535 | 9 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| A6CR2 | 1901-0535 | 9 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| A6CR3 | 1901-0535 | 9 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| A6CR4 | 1901-0050 | 3 | 7 | DIODE-SWITCHING 80V 200MA 2NS DO-35 | 9 N 171 | 1N4150 |
| A6CR5 | 1901-0050 | 3 |  | DIODE-SWITCHING BOV 200MA 2NS DO-35 | 9 N 171 | 1N4150 |
| A6CR6 | 1901-0050 | 3 |  | DIODE-SWITCHING 80V 200MA 2NS DO-35 | 9N171 | 1N4150 |
| A6CR7 | 1901-0050 | 3 |  | DIODE-SWITCHING 80V 200MA 2NS DO-35 | 9 N 171 | 1N4150 |
| A6CR10 | 1901-0050 | 3 |  | DIODE-SWITCHING 80V 200MA 2NS DO-35 | 9N171 | 1N4150 |
| A6CR11 | 1901-0050 | 3 |  | DIODE-SWITCHING 80V 200MA 2NS DO-35 | 9N174 | 1N4150 |
| A6CR12 | 1901-0050 | 3 |  | DIODE-SWITCHING 80V 200MA 2NS DO-35 | 9N171 | 1N4150 |
| A6CR13 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO-35 | 9N171 | 1N545 |
| A6L1 | 9140-0137 | 1 | 6 | INDUCTOR AF-CH-MLD 1MH 5\% | 28480 | 9140-0137 |
| A6L2 | 9140-0137 | 1 |  | INDUCTOR RF-CH-MLD 1MH 5\% | 28480 | 9140-0137 |
| A6L3 | 08503-80001 | 9 |  | COIL TOROID | 28480 | 08503-80001 |
| A6MP1 |  |  |  | NOT ASSIGNED |  |  |
| A6MP2 | 5040-6849 | 8 | 1 | BD EXTR BLUE | 28480 | 5040-6849 |
| A6MP3 | 5000-9043 | 6 |  | PIN | 28480 | 5000-9043 |
| A6MP4 | 7121-1153 | 1 |  | LBL IN 83592 | 28480 | 7121-1153 |
| A601 | 1855-0423 | 5 |  | TRANSISTOR MOSFET N-CHAN E-MODE TO-237 | 17856 | VN10KM |
| A6C2 | 1854-0477 | 7 |  | TRANSISTOR NPN 2N2222A SI TO-13 PD $=500 \mathrm{MW}$ | 04713 | 2N2222A |
| A603 | 1855-0423 | 5 |  | TRANSISTOR MOSFET N-CHAN E-MODE TO-237 | 17856 | VN1OKM |
| A603 | 1854-0019 | 3 | 1 | TRANSISTOR NPN SI TO-18 PD=360MW | 28480 | 1854-0019 |
| A605 | 1853-0405 | 9 | 2 | TRANSISTOR PNP SI PD $=300 \mathrm{MW} \mathrm{FT}=850 \mathrm{MHZ}$ | 04713 | 2N4209 |
| A606 | 1853-0405 | 9 |  | TRANSISTOR PNP SI PD $=300 \mathrm{MW} \mathrm{FT}=850 \mathrm{MHZ}$ | 04713 | 2N4209 |
| A607 | 1855-0423 | 5 |  | TRANSISTOR MOSFET N-CHAN E-MODE TO-237 | 17856 | VN10KM |
| A609 | 1854-0477 | 7 |  | TRANSISTOR NPN 2N2222A SI TO-18 PD=500MW | 04713 | 2N2222A |
| A6010 | 1853-0281 | 9 |  | TRANSISTOR PNP 2N2907A SI TO. 18 PD $=400 \mathrm{MW}$ | 04713 | 2N2907A |
| A6011 | 1854-0809 | 9 | 2 | TRANSISTOR NPN 2N2369A SI TO-18 PD=360MW | 28480 | 1854-0809 |
| A6Q12 | 1854-0809 | 9 |  | TRANSISTOR NPN 2N2369A SI TO-18 PD-360MW | 28480 | 1854-0809 |
| A6R4 | 0757-0466 | 7 | 1 | RESISTOR $110 \mathrm{~K} 1 \%$. 125 W F TC=0 $\pm 100$ | 24546 |  |
| A6R5 | 0757-0280 | 3 |  | RESISTOR $1 \mathrm{~K} 1 \% 125 \mathrm{~W}$ F TC-0 0100 | 24546 | CT4-1/8-T0-1001.F |
| A6R6 | 0757-1094 | 9 | 1 | RESISTOR $1.47 \mathrm{k} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1471-F |
| A6R7 | 0698-3446 | 3 |  | RESIS TOR 383 1\% .125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-383A-F |
| A6R8 | 0698-7212 | 9 |  | RESISTOR $100 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-TO-100R-F |
| A6R9 | 0698-7260 | 7 |  | RESISTOR 10K 1\% O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1002-F |
| A6R10 | 0698-7267 | 4 |  | RESISTOR $196 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1962-F |
| A6R11 | 0698-7283 | 4 | 2 | RESISTOR $90.9 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-9092-F |
| A6R12 | 2100-1738 | 9 |  | PESISTOR-TRMR 10K 10\% C TOP-ADJ 1 -TRN | 73138 | 82PR10K |
| A6R13 | 0757-0442 | 9 |  | RESISTOR 10K $1 \%$, 125W F TC=0 $\pm 100$ | 24546 | CT4-1/8-T0-1002.F |
| A6R14 | 0757-0280 | 3 |  | RESISTOR $1 \mathrm{~K} \mathrm{1} \mathrm{\%} 125 \mathrm{WF}$ TC=0 $=100$ | 24546 | CT4-1/8-T0-1001.F |
| A6R15 | 0698-8469 | 0 | 9 | RESISTOR $6.99 \mathrm{~K} .1 \%$. W F TC $=0+4$ | 28480 | 0698-8469 |
| A6R16 | 2100-3756 | 5 | 1 | RESISTOR-TRMR 20 10\% C SIDE-ADJ 17-TRN | 28480 | 2100-3756 |
| A6R17 | 0698-8469 | 0 |  | RESISTOR 6.99k $1 \%$. $1 \mathrm{WF} \mathrm{TC=0+4}$ | 28480 | 0698-8469 |
| A6R18 | 0690-8469 | 0 |  | RESISTOR 6.99 K (1\%. 1 W F TC $=0+4$ | 28480 | 0698-8469 |
| A6R19 | 0698-8469 | 0 |  | RESISTOR 6.99K 1\%. WW F TC $=0+4$ | 28480 | 0698-8469 |
| A6R20 | 0699-0642 | 7 | 1 | RESISTOR 10K $1 \%$ IW F TC=0 $=5$ | 28480 | 0699-0642 |
| A6R21 | 2100-3757 | 6 | 3 | RESISTOR-TRMR 100 10\% C SIDE-ADJ 17-TRN | 28480 | 2100-3757 |
| A6R22 | 0699-0831 | 8 | 1 | RESISTOR 9.95 K . $1 \%$ IW F TC $=0 \pm 5$ | 28480 | 0699-0831 |
| A6R23 | 0699-0830 | 5 | 2 | RESISTOR 30.423K. $1 \% 1 W \mathrm{FTC}=0 \pm 5$ | 28480 | 0699-0830 |

Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | $\begin{aligned} & \mathbf{C} \\ & \mathbf{D} \end{aligned}$ | Cty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A6R24 | 2100-3732 | 7 | 3 | RESISTOR-TRMR $50010{ }^{\circ} \mathrm{C}$ C SIDE-ADJ 17-TRN | 28480 | 2100-3732 |
| A6R25 | 0699-0830 | 5 |  | RESISTOR $30423 \mathrm{~K} 1^{\circ} \because 1 \mathrm{WF}$ TC $=0 \pm 5$ | 28480 | 0699-0830 |
| A6R26 | 2100-3732 | 7 |  | RESISTOR-TRMR 500 10"C C SIDE-ADJ 17-TRN | 28480 | 2100-3732 |
| A6R27 | 0699-0829 | 2 | 1 | RESISTOR 42 884k 10 。1WFTC $=0 \pm 5$ | 28480 | 0699-0829 |
| A6R28 | 2100-0545 | 4 | 2 | RESISTOR-TRMR $1 \mathrm{~K} 10{ }^{\circ} \mathrm{C}$ C SIDE-ADJ 17-TRN | 28480 | 2100-0545 |
| A6R29 | 0699-0828 | 1 | 1 | RESISTOR $82541 \mathrm{k} 1{ }^{\circ} \mathrm{u}$, $1 \mathrm{WFTC}=0 \pm 5$ | 28480 | 0699-0828 |
| A6R30 | 2100-3759 | 8 |  | RESISTOR-TRMR $2 \mathrm{k} 10{ }^{\circ} \mathrm{C}$ C SIDE-ADJ 17-TRN | 28480 | 2100-3759 |
| A6R31 | 0698-8469 | 0 |  | RESISTOR 699k 10 io 1W F TC $=0+4$ | 28480 | 0698-8469 |
| A6R32 | 0598-8469 | 0 |  | RESISTOR 699 K 1\% IW F TC $=0+4$ | 28480 | 0698-8469 |
| A6R33 | 0698-8469 | 0 |  | RESISTOR $699 \mathrm{~K} 1 \%$ IW F TC $=0+4$ | 28480 | 0698-8469 |
| A6R34 | 2100-3755 | 4 | 1 | RESISTOR-TRMR $5010{ }^{\circ}{ }^{\circ} \mathrm{C}$ C SIDE-ADJ 17 TRN | 28480 | 2100-3755 |
| A6R35 | 0698-8469 | 0 |  | RESISTOR $699 \mathrm{~K} 1^{\circ}$. $1 \mathrm{IWFTC}=0+4$ | 28480 | 0698-8469 |
| A6R36 | 0698-8827 | 4 |  | RESISTOR 1M $1^{\circ}{ }^{\circ} \mathrm{C} 125 \mathrm{WFTC}=0 \pm 100$ | 28480 | 0698-8827 |
| A6R37 | 2100-3750 | 9 | 2 | RESISTOR-TRMR 20K 10\% C SIDE-ADJ 17-TRN | 28480 | 2100-3750 |
| A6R38 | 0698-8827 | 4 |  | RESISTOR 1M 1 ${ }^{\circ}$ : 125 WF TC $=0 \pm 100$ | 28480 | 0698-8827 |
| A6R39 | 0699-0154 | 6 | 1 | RESISTOR $72 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 25$ | 28480 | 0699-0154 |
| A6R40 | 0698-6867 | 8 | 1 | RESISTOR $735 \mathrm{~K} \quad 25{ }^{\circ}$ 。. 125W F TC $=0 \pm 50$ | 28480 | 0698-6867 |
| A6R41 | 0757-0442 | 9 |  | RESISTOR 10k 19 is . 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0 1002-F |
| A6R42 | 0698-3260 | 9 | 3 | RESISTOR 464K 18 \% 125 WF TC $=0 \pm 100$ | 28480 | 0698-3260 |
| A6R43 | 0698-3150 | 6 | 3 | RESISTOR $237 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2371-F |
| A6R44 | 0757-0442 | 9 |  | RESISTOR 10k $9{ }^{\circ} \mathrm{ia} 125 \mathrm{WFTC}=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A6R45 | 0698-3260 | 9 |  | RESISTOR 464K $196125 W$ F TC $=0 \pm 100$ | 28480 | $0698-3260$ |
| A6R46 | 0698-3150 | 6 |  | RESISTOR $237 \mathrm{~K} 1 \%$ 125W F TC=0 $=100$ | 24546 | CT4-1/8-T0-2371-F |
| A6R47 | 0698-7234 | 5 |  | RESISTOR $8251 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-825R-F |
| A6R48 | 0698-7234 | 5 |  | RESISTOR $8251 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-825R-F |
| A6R49 | 0698-7227 | 6 | 1 | RESISTOR $4221 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-TO-422R-F |
| A6R50 | 0698-7219 | 6 |  | RESISTOR $1961 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-TO-196R-F |
| A6R51 | 0698-7212 | 9 |  | RESISTOR $1001 \%{ }^{1 \%} \mathrm{c}$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-TO-100R-F |
| A6R52 | 0698-3150 | 6 |  | RESISTOR 237 K 19 T 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2371-F |
| A6R53 | 0698-3429 | 2 | 1 | RESISTOR $19.61 \% 125 W$ F TC $=0 \pm 100$ | 03888 | PME55 1/8-T0-19R6-F |
| A6R54 | 0698-3453 | 2 | 3 | RESISTOR 196K 1\% 125W F TC $=0 \pm 100$ | 24545 | CT4-1/8-T0-1963-F |
| A6R55 | 0698-8827 | 4 |  | RESISTOR 1M 1\% 125W F TC $=0 \pm 100$ | 28480 | 0698-8827 |
| A6R56 | 0698-3159 | 5 |  | RESISTOR $261 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2612-F |
| A6R57 | 0698-3266 | 5 | 1 | RESISTOR 237K $1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2373-F |
| A6R58 | 0757-0280 | 3 |  | RESISTOR 1K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1001-F |
| A6R59 | 0698-7236 | 7 |  | RESISTOR 1K 1000 OLW F TC $=0 \pm 100$ | 24546 |  |
| A6R60 | 0698-7277 | 6 |  | RESISTOR 51 1k $1 \%$ O5W FTC $=0 \pm 100$ | 24546 | C3-1/8-TO-5112.F |
| A6R61 | 0698-7277 | 6 |  | RESISTOR 51.1k $1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-5112-F |
| A6R62 | 0757-0458 | 7 |  | RESISTOR $51.1 \mathrm{~K} 1 \%$. 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-5 112-F |
| A6R63 | 2100-2030 | 6 |  | RESISTOR-TRMR $20 \mathrm{~K} 10{ }^{\circ} \mathrm{C}$ C TOP-ADJ 1-TRN | 73138 | 82PR20K |
| A6R64 | 0698-7260 | 7 |  | RESISTOR 10k $1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1002-F |
| A6R65 | 0757-0440 | 7 | 2 | RESISTOR $75 \mathrm{KK} 1 \%$. 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-7501-F |
| A6R66 | 0698-7272 | 1 | 1 | RESISTOR 31.6K $1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-3162-F |
| A6R67 | 0698-7253 | 8 |  | RESISTOR $511 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-5111-F |
| A6R68 | 2100-2030 | 6 |  | RESISTOR-TRMR 20K 10\% C TOP-ADJ 1-TRN | 73138 | 82PR20K |
| A6R69 | 2100-2030 | 6 |  | RESISTOR-TRMR 20K 10\% C TOP-ADJ 1-TRN | 73138 | 82PR20K |
| A6R71 | 0698-7237 | 8 | 1 | RESISTOR 1 1K 1\% O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1101-F |
| A6R72 | 0698-7242 | 5 |  | RESISTOR $178 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1781-F |
| A6R73 | 2100-2521 | 0 | 2 | RESISTOR-TRMR 2K 10\% C SIDE-ADJ 1-TRN | 73138 | 82PAR2K |
| A6R74 | 2100-2521 | 0 |  | RESISTOR-TRMR $2 \mathrm{~K} 10 \%$ C SIDE-ADJ 1 -TRN | 73138 | 82PAR2K |
| A6R76 | 0698-7283 | 4 |  | RESISTOR 90.9K 100005 FF TC $=0 \pm 100$ | 24546 | C3-1/8-T0-9092-F |
| A6R77 | 0698-7285 | 6 | 1 | RESISTOR 110K $1 \%$ 05W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1103-F |
| A6R78 | 2100-2692 | 6 | 1 | RESISTOR-TRMR 1M 20\% C SIDE-ADJ 1-TRN | 73138 | 82PAR1M |
| A6R80* | 0698-7236 | 7 | 3 | RESISTOR 1K $1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1001-F |
| A6R81 | 0698-7260 | 7 |  | RESISTOR 10K $1 \%$. O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1002-F |
| A6R82 | 0698-7243 | 6 |  | RESISTOR $196 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 |  |
| A6R83 | 0698-7242 | 5 |  | RESISTOR $178 \mathrm{~K} 1^{\circ} \mathrm{O}$ O O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1781-F |
| A6R84 | 0698-7238 | 9 |  | RESISTOR $121 \mathrm{~K} 1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1211-F |
| A6R85 | 0698-7260 | 7 |  | RESISTOR 10k $1 \%$ O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1002-F |
| A6R86 | 0698-7260 | 7 |  | RESISTOR 10K 1\% O5W F TC $=0 \pm 100$ | 24546 | C3-1/8-T0-1002-F |
| A6R87 | 0698-7260 | 7 |  | RESISTOR 10K 190.05W F TC $=0 \pm 100$ | 24546 | C3-1/8-70-1002-F |
| A6TP1 | 1251-4672 | 4 | 10 | CONNECTOR 10-PIN M POST TYPE | 28480 | 1251-4672 |
| A6TP2 | 1251-4672 | 4 |  | CONNECTOR 10-PIN M POST TYPE | 28480 | 1251-4672 |
| A6TP3 | 1251-4672 | 4 |  | CONNECTOR 10-PIN M POST TYPE | 28480 | 1251-4672 |
| A6TP4 | 1251-4672 | 4 |  | CONNECTOR 10-PIN M POST TYPE | 28480 | 1251-4672 |
| A6TP5 | 1251-4672 | 4 |  | CONNECTOR 10-PIN M POST TYPE | 28480 | 1251-4672 |

Table 6-3. Replaceable Parts


See introduction to this section for ordering information
-indicates factory selected value

Table 6-3. Replaceable Parts


Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | C <br> D | Cty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7R26 | 0698-8960 | 6 | 1 | RESISTOR 750K $1{ }^{\circ} \mathrm{Ca}$. 125 W F TC $=0 \pm 100$ | 28480 | 0698-8960 |
| A7R27 | 0698-8489 | 4 | 4 | RESISTOR 15K ${ }^{1 \%}$ \% 1 W FTC $=0+4$ | 28480 | 0698-8489 |
| A7R28 | 0757-0444 | 1 | 2 | RESISTOR $121 \mathrm{~K} 1 \mathrm{I}_{6} \mathrm{O}$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-1212-F |
| A7R29 | 0757-0442 | 9 |  | RESISTOR 10K $1{ }^{1 \%}$ : 125 W F TC $=0 \pm 100$ | 24546 | CT4 1/8-T0-1002-F |
| A7R30 | 0757-0470 | 3 | 3 | RESISTOR 162k 1\% 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1623-F |
| A7R31 | 0757-0442 | 9 |  | RESISTOR 10K 19 - 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A7R32 | 0757-0274 | 5 | 2 | RESISTOR $121 \mathrm{~K} 1 \%$ \% $125 \mathrm{WF} \mathrm{TC}=0 \pm 100$ | 24546 | CT4-1/8-TO-1211-F |
| A7R33 | 0698-3453 | 2 |  | RESISTOR 196k $1 \%$, 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1963-F |
| A7R40 | 0698-8489 | 4 |  | RESISTOR 15K ${ }^{1 \%}$ IW F TC $=0+4$ | 28480 | 0698-8489 |
| A7R41 | 0698-6406 | 1 |  | RESISTOR 8.54 K 1\% $1 \mathrm{WFFTC}=0+4$ | 28480 | 0698-6406 |
| A7R42 A7R43 | $2100-0544$ $2100-3611$ | 3 |  | RESISTOR-TRMR 100K $10^{\circ}{ }^{\circ} \mathrm{C}$ SIDE-ADJ 17 -TRN RESISTOR-TRMR 50K $10^{\circ} \circ \mathrm{C}$ C SIDE-ADJ 17-TRN | 28480 28480 | $2100-0544$ $2100-3611$ |
| A7R44 | 0811-1037 | 6 | 2 | RESISTOR $3151{ }^{\circ} \mathrm{n}$ 3W PW TC $=0 \pm 20$ | 28480 | 0811-1037 |
| A7R45 | 2100-3753 | 2 |  | RESISTOR-TRMR 200K $10 \% \mathrm{C}$ SIDE-ADJ 17-TRN | 28480 | 2100-3753 |
| A7R46 | 2100-3611 | 1 |  | RESISTOR-TRMR 50K $10^{\circ} \% \mathrm{C}$ SIDE-ADJ 17-TRN | 28480 | 2100-3611 |
| A7R47 | 0757-0289 | 2 |  | RESISTOR $133 \mathrm{~K} 1{ }^{\circ} \%$, 125W F TC $=0 \pm 100$ | 19701 24546 | 5033R 1/8-T0-1332-F CT4-1/8-T0-7501 -F |
| A7R48 | 0757-0440 | 7 |  | RESISTOR $7.5 K{ }^{11_{10}} 125 W$ F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-7501 F 0698-6721 |
| A7R49 | 0698-6721 | 3 | 1 | RESISTOR 19K 190 ¢ $125 \mathrm{WF} \mathrm{TC}=0 \pm 25$ | 28480 | 0698-6721 |
| A7R50 | 0698-8827 | 4 |  | RESISTOR $1 \mathrm{M} 1 \%$ 125W F TC $=0 \pm 100$ | 28480 | 0698-8827 |
| A7R51 | 2100-0670 | 6 |  | RESISTOR-TRMR 10K 10\% ${ }^{\circ} \mathrm{C}$ C SIDE-ADJ 17.TRN | 28480 | 2100-0670 |
| A7R52 | 0698-6358 | 2 | 1 | RESISTOR 100k $1^{\circ} \mathrm{O}$. 125 W F TC $=0 \pm 25$ | 28480 | 0698-6358 |
| A7R53 | 0698-3159 | 5 |  | RESISTOR $261 \mathrm{~K} 1 \%$ I25W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-2612F |
| A7R54 | 0698-8958 | 2 | 2 | RESISTOR 511K 1\%\%.125W F TC $=0 \pm 100$ | 28480 | 0698-8958 |
| A7R55 A7R56 | 2100-2517 | 4 3 | 2 | RESISTOR-TRMA S0K 10\% C SIDE-ADJ I-TRN RESISTOR 1 K to $125 \mathrm{WF} \mathrm{TC}=0 \pm 100$ | 73138 24546 | 82PAR50K CT4-1/8-T0-1001 F |
| A7R56 | 0757-0280 | 3 |  | RESISTOR 1K $14.125 \mathrm{~W} F \mathrm{TC}=0 \pm 100$ | 24546 | CT4-1/8-T0-1001 F |
| A7R57 | 0757-0290 | 9 | 2 | RESISTOR 6.19K $1 \%$ 125W F TC $=0 \pm 100$ | $\begin{aligned} & 19701 \\ & 24546 \end{aligned}$ |  |
| A7R58 | 0757-0442 | 9 |  | RESISTOR 10K $1^{1 \%}$ 125W F TC $=0 \pm 100$ | $24546$ | CT4-1/8-T0-1002 F |
| A7R59 | 0811-1037 | 6 |  | RESISTOR $3151 \%$ 3W PW TC $=0 \pm 20$ | $\begin{aligned} & 28480 \\ & 24546 \end{aligned}$ | $0811-1037$ |
| A7R60 | 0698-0084 | 9 | 4 | RESISTOR 2.15K 190.125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TD-2151 F |
| A7R61 | 0698-0084 | 9 |  | RESISTOR $215 \mathrm{~K} 19.125 \mathrm{WFTC}=0 \pm 100$ | 24546 | CT4-1/8-T0-2151 F |
| A7R62 | 0757-0442 | 9 |  | RESISTOR 10K $1 \% 125 \mathrm{~W}$ F TC $=0 \pm 100$ RESISTOR $12.1 \mathrm{k} 1 \% 125 \mathrm{~W}$ TC $=0 \pm 100$ | $\begin{aligned} & 24546 \\ & 24546 \end{aligned}$ | CT4-1/8-T0-1002 F <br> CT4-1/B-TO-1212-F |
| A7R63 | 0757-0444 | 1 |  | RESISTOR 12.1k $1 \% 125 \mathrm{~W}$ F TC $=0 \pm 100$ | $24546$ | СТ4-1/В-TO-1212-F |
| A7R64 | 0698-6977 | 1 | 1 | RESISTOR 30K $1 \%$ 125W F TC $=0 \pm 25$ | $\begin{aligned} & 28480 \\ & 24546 \end{aligned}$ | 0698-6977 |
| A7R65 | 0757-0438 | 3 |  | RESISTOR $511 \mathrm{~K} 1^{\circ} \mathrm{O} .125 \mathrm{~W}$ F TC $=0 \pm 100$ | $24546$ | CT4-1/8-T0-5111-F |
| A7R66 | 0757-0438 | 3 |  | RESISTOR 5.11K $1 \mathrm{c} / \mathrm{m}$. 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-5111-F |
| A7R67 | 0698-6362 | 8 | 1 | RESISTOR 1K $1 \%$ 125W F TC=0 $\pm 25$ | 28480 | 0698-6362 |
| A7R68 | 0698-8469 | 0 |  | RESISTOR 6.99 k 1\% 1 W F TC $=0+4$ | 28480 | 0698-8469 |
| A7R72 | 0698-8959 | 3 | 1 | PESISTOR 619K 1\% 125 W F TC $=0 \pm 100$ | 28480 | 0698-8959 |
| A7R73 | 0757-0442 | 9 |  | RESISTOR 10K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A7R74 | 0757-0418 | 9 | 1 | RESISTOR $6191 \%$.125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-619R-F |
| A7S1 A7S | $\begin{aligned} & 3101-0471 \\ & 3101-0471 \end{aligned}$ | 8 | 4 | SWITCH RKR DIP-RKR-ASSY 10-1A 05A 30VDC SWITCH RKR DIP-RKR-ASSY 10-1A 05A 3IVDC | $\begin{aligned} & 28480 \\ & 28480 \end{aligned}$ | $\begin{aligned} & 3101-0479 \\ & 3101-0471 \end{aligned}$ |
| A7TP1 | 1251-5618 | 0 |  | CONNECTOR B-PIN M POST TYPE | 28480 |  |
| A7TP2 | 1251-5618 | 0 |  | CONNECTOR B-PIN M POST TYPE | 28480 | 1251.5618 |
| ATTP3 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 | 1251.5618 |
| A7TP4 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 | 1251-5618 |
| A7TP5 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 | $1251-5618$ |
| A7TP6 | 1251-5618 | 0 |  |  | 28480 | 1251.5618 |
| A7TP7 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 | $1251.5618$ |
| A7TP8 | 1251-5618 | 0 |  | CONNECTOR 8-PIN M POST TYPE | 28480 | 1251.5618 |
| A7TP9 | 0360-0535 | 0 |  | TERMINAL-TEST POINT 33OIN ABOVE | 28480 | 0360-0535 |
| A7U1 | 1810-0277 | 3 | 4 | NETWORK-RES 10-SIP $22 K$ OHM $\times 9$ | 91637 | CSC10A01-222G/MSP10AOI- |
| A7U2 | 1810-0277 | 3 |  | NETWORK-RES 10-SIP 22 K OHM $\times 9$ | 91637 | CSC10A01-222G/MSP10AO1- |
| A7U3 | 1820-2024 | 3 |  | IC DRVR TTL LS LINE DRVR OCTL | 01295 | SN74LS244N |
| A7U4 | 1820-2024 | 3 |  | IC DRVR TTL LS LINE DRVR OCTL | 01295 | SN74LS244N |
| A7U5 | 1826-0180 | 0 |  | IC TIMER TTL MONO/ASTBL | 18324 | NE555N |
| A7U7 | 1820-1568 | 8 | 2 | IC BFR TTL LS BUS QUAD | 01295 | SN74LS125AN |
| A7U8 | 1820-1144 | 6 | 2 | IC GATE TTL LS NOR QUAD 2-INP | 01295 | SN74LS02N |
| A7U9 | 1826-0720 | 4 |  | IC SWITCH ANLG QUAD 16-DIP-C PKG | 06665 | SW-02FQ |
| A7U10 | 1826-0720 | 4 |  | IC SWITCH ANLG QUAD 16-DIP-C PKG | 06665 | SW-02FQ |
| A7U11 | 1826-0753 | 3 | 2 | IC OP AMP LOW-BIAS-H-IMPD QUAD 14-DIP-C | 04713 | MC34004BL |
| A7U12 | 1820-1196 | 8 |  | IC FF TTL LS D-TYPE POS-EDGE-TRIG COM | 01295 | SN74LS174N |
| A7U13 | 1826-0752 | 2 |  | D/A 12-BIT 16-CBRZ/SDR GMOS | 24355 | AD7542BD |
| A7U14 | 1826-1048 |  |  | IC OP AMP PRCN 8-DIP-C PKG | 06665 | $O P-07 C Z$ |
| A7U15 | 1826-1048 | 1 |  | IC OP AMP PRCN 8-DIP-C PKG | 06665 | OP-07CZ |
| A7U16 | 1820-1216 | 3 |  | IC DCDR TTL LS 3-TO-8-LINE 3-INP | 01295 | SN74LS138N |
| A7U17 | 1826-0752 | 2 |  | D/A 12 BIT 16-CBRZ/SDR CMOS | 24.355 |  |
| A7U18 | $1826-1048$ | 1 |  | IC OP AMP PRCN 8-DIP-C PKG | 06665 | OP-07CZ |
| A7U19 | 1826-1349 |  |  | IC OP AMP GP 8-DIP C PKG | 02187 | OP-02CZ |
| A7U20 | 1826-0758 | 8 | 2 | IC MULTIPLIER ANLG TO-100 PKG | 28480 | 1826-0758 |
| A7U21 | 1826-1048 | 1 |  | IC OP AMP PRCN 8-DIP-C PKG | 06665 | OP-07CZ |
| A7U22 | 1826-1048 | 1 |  | IC OP AMP PRCN 8-DIP-C PKG | 06665 | OP-07CZ |
| ATVR1 | 1902-0197 | 1 | 2 | OIODE-ZNR $82 \mathrm{~V} 5 \% \mathrm{PD}=1 \mathrm{~W}$ IR $=5 \mathrm{UA}$ | 28480 | 1902-0197 |
| A7XA1 | 1200-1257 | 8 | 1 | SOCKET-IC 20-CONT DIP DIP-SLDR | 00779 | 2-641612-2 |

See introduction to this section for ordering information
*indicates factory selected value

Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | C | Cty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AB | 83595-60070 | 8 | 1 | BOARD ASSEMBLY-YO DRIVER | 28480 | 83595-60070 |
| A8C1 | 0160-4084 | 8 |  | CAPACITOR-FXD $1 \mathrm{UF} \pm 20^{\circ} \mathrm{O} 50 \mathrm{VDC}$ CER | 28480 | 0150-4084 |
| ABC2 | 0160-4389 | 6 | 2 | CAPACITOR-FXD 100PF $\pm 5 \mathrm{PF}$ 200VDC CER | 28480 | 0160-4389 |
| ABC3 | 0160-0161 | 4 | 1 | CAPACITOR-FXD 01UF $\pm 10^{*}$ \% 200 VDC POLYE | 28480 | 0160-0161 |
| ABC4 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm 20^{\circ} \circ 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3879 |
| ABC5 | 0160-4389 | 6 |  | CAPACITOR-FXD 100PF $\pm 5 \mathrm{PFF} 200 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-4389 |
| A8C6 | 0160-0575 | 4 |  | CAPACITOR-FXD 047UF $\pm 20^{\circ}$. 50 VDC CER | 28480 | 0160-0575 |
| ABC7 | 0180-0116 | 1 |  | CAPACITOR-FXD 6 8UF $\pm 10 \%$ 35VDC TA | 56289 | 1500685 $\times 903582$ |
| A8C8 | 0180-0116 | 1 |  | CAPACITOR-FXD $680 \mathrm{OF} \pm 10^{\circ} \mathrm{\circ} 35 \mathrm{VDC}$ TA | 56289 | 1500685×9035B2 |
| ABC9 | 0180-2815 | 1 |  | CAPACITOR-FXD 100UF $\pm 20^{\circ} \circ 10 \mathrm{VDC} \mathrm{TA}$ | 28480 | 0180-2815 |
| ABC10 | 0180-0116 | 1 |  | CAPACITOR-FXD 6 8UF $\pm 10^{\circ} \% 35 \mathrm{VDC} \mathrm{TA}$ | 56289 | 1500685) 903582 |
| A8C11 | 0180-0228 | 6 |  | CAPACITOR-FXD 22UF $\pm 10^{\circ} \mathrm{C}$ 15VDC TA | 56289 | 1500226x901582 |
| A8C12 | 0160-0574 | 3 |  | CAPACITOR-FXD 022UF $\pm 20 \%$ 100VDC CER | 28480 | 0160-0574 |
| A8C13 | 0160-4084 | 8 |  | CAPACITOR-FXD $1 \mathrm{UF} \pm 200^{\circ} \mathrm{5} 50 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-4084 |
| ABC14 | 0160-3874 | 2 |  | CAPACITOR-FXD 10PF $\pm 5$ PF 200VDC CER | 28480 | 0160-3874 |
| ABC15 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20{ }^{\circ} \times 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3878 |
| A8C16 | 0180-3020 | 2 | 1 | CAPACITOR-FXD 120UF $\pm 10 \%$ 50VDC TA | 28480 | 0180-3020 |
| A8C17 | 0180-0228 | 6 |  | CAPACITOR-FXD 22UF $\pm 10 \%$ 15VDC TA | 56289 | 150D226x9015B2 |
| A8C18 | 0160-4084 | 8 |  | CAPACITOR-FXD 1UF $\pm 20{ }^{\circ} \mathrm{E} 50 \mathrm{VDC}$ CER | 28480 | 0160-4084 |
| A8C19 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20{ }^{\circ} \mathrm{F}$, 100VDC CER | 28480 | 0160-3878 |
| A8C20 | 0180-2731 | 0 |  | CAPACITOR-FXD $22 \mathrm{LUF} \pm \mathbf{1 0 \%}$ 20VDC TA | 28480 | 0180-2731 |
| A8C21 | 0180-2186 | 9 | 1 | CAPACITOR-FXD 300UF $\pm 20 \%$ 30VDC TA | 28480 | 0180-2186 |
| A8C22 | 0160-3879 | 7 |  | CAPACITOR-FXD 01UF $\pm 20 \%$ 100VDC CER | 28480 | 0160-3879 |
| A8C23 | 0160-3879 | 7 |  | CAPACITOR-FXD 01UF $\pm 20 \%$ 100VDC CER | 28480 | 0160-3879 |
| A8C24 | 0160-3878 | 6 |  | CAPACITOR-FXD 1000PF $\pm 20{ }^{\circ} \mathrm{m}$ 100VDC CER | 28480 | 0160-3878 |
| A8C25 | 0160-4801 | 7 | 1 | CAPACITOR-FXD 100PF $\pm 5 \%$ 100VDC CER | 28480 | 0160-4801 |
| ABCR1 | 1901-0535 | 9 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| ABCR2 | 1901-0539 | 3 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0539 |
| A8CR4 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO. 35 | 9N171 | 1N645 |
| A8CR5 | 1901-0033 | 2 |  | DIODE-GEN PRP 180 V 200MA DO. 35 | 9N171 | 1N645 |
| ABCR6 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO. 35 | 9 N 171 | 1N645 |
| ABCR7 | 1901-0535 | 9 |  | DIODE-SM SIG SCHOTTKY | 28480 | 1901-0535 |
| A8CR8 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO. 35 | 9N171 | 1N645 |
| A8CR9 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO 35 | 9N171 | 1N645 |
| A8K1 | 0490-0916 | 6 |  | RELAY-REED 1A 500MA 100VDC 5VDC-COIL | 28480 | 0490-0916 |
| ABL1 | 9140-0137 | 1 |  | INDUCTOR RF-CH-MLD 1MH 5\%/ | 28480 | 9140-0137 |
| ABL2 | 9140-0137 | 1 |  | INDUCTOR RF-CH-MLD 1MH 5\% | 28480 | 9140-0137 |
| ABL3 | 08503-80001 | 9 |  | COIL TOROID | 28480 | 0850380001 |
| A8MP1 |  |  |  | NOT ASSIGNED |  |  |
| A8MP2 | 5040-6846 | 5 | 1 | BOARD EXTRACTOR | 28480 | 5040-6846 |
| A8MP3 | 5000-9073 | 2 | , | PN | 28480 | 5000-9073 |
| A8MP4 | 1251-7203 | 3 | 1 | CONNECTOR 8-PIN M DUAL INLINE | 28480 | 1251-7203 |
| A8MP5 | 1200-0173 | 5 |  | INSULATOR-XSTR DAP.GL | 28480 | 1200-0173 |
| A801 | 1853-0281 | 9 |  | TRANSISTOR PNP 2N2907A SI TO-18 PD $=400 \mathrm{MW}$ | 04713 | 2N2907A |
| A8Q2 | 1853-0281 | 9 |  | TRANSISTOR PNP 2N2907A SI TO-18 PD $=400 \mathrm{MW}$ | 04713 | 2N2907A |
| A803 | 1853-0044 | 2 |  | TRANSISTOR PNP SI TO-39 PD $=1 W \mathrm{FT}=200 \mathrm{MHZ}$ | 28480 | 1853-0044 |
| ABC4 | 1853-0044 | 2 |  | TRANSISTOR PNP SI TO-39 PD= IW FT $=200 \mathrm{MHZ}$ | 28480 | 1853-0044 |
| ABR1 | 0757-0442 | 9 |  | RESISTOR 10K $1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| ABR2 | 0698-0083 | 8 |  | RESISTOR 196K $1 \% 125 \mathrm{~W}$ F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1961-F |
| A8R3 | 0757-0458 | 7 |  | RESISTOR 51.1K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-5112-F |
| ABR4 | 0757-0442 | 9 |  | RESISTOR 10K $1 \%$, 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A8R5 | 0757.0462 | 3 | 1 | RESISTOR 75K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4 $1 / 8$-T0-7502-F |
| ABR6 | 0698.0083 | 8 |  | RESISTOR 1.96K $1 \% 125 \mathrm{WFTC}=0 \pm 100$ | 24546 | CT4-1/8-TO-1961-F |
| ABR7 | 0698-0083 | 8 |  | RESISTOR 196K 19\% 125WFTC $=0 \pm 100$ | 24545 | CT4 1/8-TO-1961-F |
| ABR8 | 0757-0442 | 9 |  | RESASTOR 10K 1 it $125 W$ F TC=0 $0 \pm 100$ | 24546 | CT4 1/8-T0-1002-F |
| A8R9 | 0757.0442 | 9 |  | RESISTOR 10K $1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4 1/8-T0-1002-F |
| A8R10 | 2100-0670 | 6 |  | RESISTOR-TRMR 10K 10\% C SIDE-ADJ 17-TRN | 28480 | 2100-0670 |
| A8R11 A8R12 | 0698.3155 2100.3752 | 1 | 1 | RESISTOR $464 \mathrm{~K} 1 \% 125 \mathrm{~W}$ F TC $=0 \pm 100$ RESISTOR-TRMR $500 \mathrm{~K} 10 \%$ C SIDE-ADJ 17 -TRN | 24546 28480 | $\begin{aligned} & \text { CT411/8-TO-4641-F } \\ & 2100-3752 \end{aligned}$ |
| A8R13 | 07570460 | 1 | 1 | RESISTOR 61.9K $1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4 1/8-T0-6192-F |
| A8R14 | 0757-0442 | 9 |  | RESISTOR 10K $1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4 1/8-T0-1002-F |
| A8R15 | 0698-3452 | 1 | 1 | RESISTOR 147K 180 | 24546 | CT4 ${ }^{1 / 8} / 8-\mathrm{TO}-1473-\mathrm{F}$ |
| A8R16 | 0757-0280 | 3 |  | RESISTOR 1K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4 $1 / 8-\mathrm{TO}-1001-\mathrm{F}$ |
| A8R17 | 0698-3456 | 5 | 1 | RESISTOR 287K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2873-F |
| A8R18 | 2100-3750 | 9 |  | RESISTOR-TRMR 20K 10\% C SIDE-AD 1 17-TRN | 28480 | 2100-3750 |
| A8R19 | 2100-3757 | 6 |  | RESISTOR-TRMR $10010 \%$ C SIDE-ADJ 17-TRN | 28480 | 2100-3757 |
| A8R20 | 0699-0797 | 3 | 1 | RESISTOR $765 \mathrm{~K} 1 \%$ 1W F TC $=0+4$ | 28480 | 0699-0797 |

Table 6.3. Replaceable Parts

| Reference <br> Designation | MP Part Number | C <br> D | Cty | Description | Mfr Code | Mfr Part Mumber |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A8R21 | 0698-6406 | 1 |  | RESISTOR $854 \mathrm{~K} 1^{\text {² }}$ : 1 W F TC $=0+4$ | 28480 | 0698-6406 |
| A8R22 | 2100-0545 | 4 |  | RESISTOR-TRMR 1K $10^{\circ} \mathrm{C}$ C SIDE-ADJ 17-TRN | 28480 | 2100-0545 |
| A8R23 | 0699-0799 | 5 | 1 | RESISTOR $211 \mathrm{~K} 1 \times 1 \mathrm{C}$ F TC $=0+4$ | 28480 | 0699-0799 |
| A8R24 | 2100-3758 | 7 | 1 | RESISTOR-TAMR $20010^{\circ} \circ \mathrm{C}$ SIDE-ADJ 17-TRN | 28480 | 2100-3758 |
| A8R25 | 0699-0798 | 4 | 1 | RESISTOR $11475 \mathrm{~K} 1^{\circ}{ }^{\circ}$ 1W F TC $=0+4$ | 28480 | 0699-0798 |
| A8R26 | 0757-0470 | 3 |  | RESISTOR 162k 19 \% 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1623-F |
| A8R27 | 0698-8489 | 4 |  | RESISTOR 15K 1\% ${ }^{\text {Ho }}$ 1W F TCO $=0+4$ | 28480 | 0698-8489 |
| ABR2B | 0757-0442 | 9 |  | RESISTOR 10K $1^{\circ}$ : $125 \mathrm{WF} \mathrm{TC}=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A.8R29 | 0757-0442 | 9 |  | RESISTOR 10K 10 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A8R30 | $0757-0470$ | 3 |  | RESISTOR 162 K 19.125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1623-F |
| A8R31 | 0757-0442 | 9 |  | RESISTOR 10K ${ }^{1 \%}$ : 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A8R32 | 0757-0274 | 5 |  | RESISTOR 121K $1^{\circ}$ : 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-1211-F |
| A8R33 | 0698-3453 | 2 |  | RESISTOR 196K $1^{\circ}{ }^{\circ} \mathrm{O}$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1963-F |
| A8R40 | 0698-8489 | 4 |  | RESISTOR 15K 10. 1 W W TC $=0+4$ | 28480 | 0698-8489 |
| A8R41 | 0698-6406 | 1 |  | RESISTOR $854 \mathrm{~K} 1 \% 1 \mathrm{FF} \mathrm{TC}=0+4$ | 28480 | 0698-6406 |
| A8R42 | 0698-8472 | 5 | 1 | RESISTOR 2.653 K 19. 1 W F TC $=0 \pm 5$ | 28480 | 0698-8472 |
| A8R43 | 0698-6409 | 4 | 1 | RESISTOR $1968 \mathrm{~K} 1^{\circ} \mathrm{C}$. $1 \mathrm{~W} \mathrm{~F} \mathrm{TC}=0+4$ | 28480 | 0698-6409 |
| A8R44 | 2100-3161 | 6 | 1 | RESISTOR-TRMR 20K 10\% C SIDE-ADJ 17-TRN | 73138 | 89PR20K |
| A8R45 | 0699-0518 | 6 | 1 | RESISTOR 11 489K 1\% 1WF TC $=0+4$ | 28480 | 0699-0518 |
| A8R46 | 0757-0416 | 7 | 3 | RESISTOR $511^{10}{ }^{\circ} \mathrm{A}$ (125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-511R-F |
| A8R47 | 0757-0416 | 7 |  | RESISTOR $5111^{\circ} \mathrm{C}$ - 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-TO-511R-F |
| A8R48 | 0757-0416 | 7 |  | RESISTOR $5111^{10}$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-511R-F |
| A8R49 | 0757-0438 | 3 |  | RESISTOR 5 11K 1\% 225 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-5111 F |
| A8R50 | 0757-0438 | 3 |  | RESISTOR $5.11 \mathrm{~K} 1 \mathrm{l}^{\circ} \mathrm{o}$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-5111F |
| A8R51 | 0757-0438 | 3 |  | RESISTOR $511 \mathrm{~K} 1{ }^{\circ} \mathrm{iH}$. $125 \mathrm{~W} \mathrm{~F} \mathrm{TC=0}=000$ | 24546 | CT4-1/8-T0-5111.F |
| A8R52 | 0757-0180 | 2 | 1 | RESISTOR $31.61 \%$ 125W F TC $=0 \pm 100$ | 28480 | 0757-0180 |
| A8R53 | 0698-3159 | 5 |  | RESISTOR $26.1 \mathrm{~K} 1^{\circ} \mathrm{H}$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2612 F |
| A8R54 | 0698-8958 | 2 |  | RESISTOR 511K 1\% 125 W F TC $=0 \pm 100$ | 28480 | 0698-8958 |
| ABR55 | 2100-2517 | 4 |  | RESISTOR-TRMR 50K 10\% C SIDE-AD./ 1-TRN | 73138 | 82PAR50K |
| A8R56 | 0757-0438 | 3 |  | RESISTOR 5 11K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/B-T0-5111-F |
| A8R57 | 0757-0465 | 6 |  | RESISTOR 100K 140 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1003-F |
| A8R58 | 0698-3457 | 6 |  | RESISTOR 316 K 1 H/0 125 W F TC $=0 \pm 100$ | 28480 | 0698-3457 |
| A8R59 | 0757-0442 | 9 |  | RESISTOR 10K $1^{\circ} \mathrm{C}$ I25W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A8R60 | 0698-0084 | 9 |  | RESISTOR 215 K 19.125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2151-F |
| A8R61 | 0698-0084 | 9 |  | RESISTOR $215 \mathrm{~K} 1 \%$ 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2151-F |
| A8R62 | 0698-3455 | 4 | 1 | RESISTOR 261K 1\% 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-2613-F |
| A8R63 | 0698-3152 | 8 | 1 | FESISTOR 3.48K $1 \%$. 125W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-3481-F |
| A8R64 | 0757-0280 | 3 |  | RESISTOR 1K 10125 W F TC $=0 \pm 100$ | 24545 | CT4-1/8-T0-1001-F |
| A8R65 | 0698-3156 | 2 |  |  | 24546 | CT4-1/8-T0-1472-F |
| A8R66 | 0757-0442 | 9 |  | RESISTOR 10K 1\% 125 W F TC $=0 \pm 100$ | 24546 | CT4-1/8-T0-1002-F |
| A8R67 A8R70 |  | 5 9 |  |  |  |  |
| A8R70 | $0698-7220$ | 9 | 2 | RESISTOR 215 1\% O5W F TC $=0 \pm 100$ | $24546$ | $\text { C } 3-1 / 8-T O-215 R-F$ |
| A8R71 | 0698-7220 | 9 |  | RESISTOR 215 1\%.05W F TC $=0 \pm 100$ | 24546 | C3-1/8-TO-215R-F |
| A8S1 | 3101-0471 | 8 |  | SWITCH-RKR DIP-RKR-ASSY 10-1A O5A 30VDC | 28480 | 3101-0471 |
| A8S2 | 3101-0471 | 8 |  | SWITCH-RKR DIP-RKR-ASSY 10-1A O5A 30VDC | 28480 | 31010471 |
| A8TP1 | 1251-5925 | 2 | 12 | CONNECTOR 12 PIN M POST TYPE | 28480 | 12515925 |
| A8TP2 | 1251-5925 | 2 |  | CONNECTOR 12.PIN M POST TYPE | 28480 | 12515925 |
| A8TP3 | 1251-5925 | 2 |  | CONNECTOR 12 PIN M POST TYPE | 28480 | 12515925 |
| ABTP4 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| A8TP5 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| A8TP6 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| A8TP7 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| A8TP8 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| A8TP9 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| A8TP10 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| ABTP11 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| A8TP12 | 1251-5925 | 2 |  | CONNECTOR 12-PIN M POST TYPE | 28480 | 1251-5925 |
| ABU1 | 1810-0277 | 3 |  | NETWORK RES 10 SIP 22 K DHM $\times 9$ | 91637 | CSC10A01-222G/MSP10AO1- |
| ABU2 | 1810-0277 | 3 |  | NETWORK RES 10 SIP 22 K OHM $\times 9$ | 91637 | CSC10A01-222G/MSP10AO1- |
| ABU3 | 1820-2024 | 3 |  | It DRVR TTL LS LINE DRVR OCTL | 01295 | SN74LS244N |
| ABU4 | 1820-2024 | 3 |  | IC DRVR TTL LS LINE DRVR OCTL | 01295 | SN74LS244N |
| A8U5 | 1826-1048 | 1 |  | IC OP AMP PREN 8-DIP-C PKG | 06665 | OP 07EZ |
| ABU6 | 1826-0476 | 7 |  | IC SWITCH ANLG 8-DIP-P PKG | 01295 | TL601CP |
| ABU7 | 1820-1568 | 8 |  | $1 C$ BFR TTL LS BUS QUAD | 01295 | SNT4LS125AN |
| ABU8 | 1820-1144 | 6 |  | IC GATE TTL LS NOR QUAD 2-INP | 01295 | SNT4LS02N |
| A8U9 <br> A8U10 | $\begin{aligned} & 1826-0180 \\ & 1826-0753 \end{aligned}$ | $\begin{aligned} & 0 \\ & 3 \end{aligned}$ |  | IC TIMER TTL MONO/ASTBL IC OP AMP LOW-BIAS-H-IMPD QUAD 14-DIP-C | $\begin{aligned} & 18324 \\ & 04711 \end{aligned}$ | NE555N <br> MC34004BL |

Table 6-3. Replaceable Parts


Table 6-3. Replaceable Parts

| Reference Designation | HP Part Number | $\begin{aligned} & \mathbf{C} \\ & \mathbf{D} \end{aligned}$ | Qty | Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A9 | 83525-60010 | 2 | 1 | BOARD ASSEMBLY-TRANSISTOR HEAT SINK | 28480 | 83525-60010 |
| ASC1 | 0180-0291 | 3 | 1 | CAPACITOR-FXD IUF $\pm 10^{\circ}, 35 \mathrm{VDC} \mathrm{TA}$ | 56289 | 1500105×9035A2 |
| A9C2 | 0180-1735 | 2 | 1 | CAPACITOR-FXD 22UF $\pm 10^{\circ}$. 35 VDC C TA | 56289 | 150D224×9035A2 |
| A9MP1 | 0380-0745 | 6 | 8 | STANDOFF-RVT-ON 187-IN-LG 6-32-THD | 28480 | 0380-0745 |
| A9MP2 | 0380-0322 | 5 | 3 | SPACER-RVT-ON O62-IN-LG 152-IN-ID | 28480 | 0380-0322 |
| A9MP3 | 1251-2313 | 6 | 6 | CONNECTOR-SGL CONT SKT . $04-1 \mathrm{~N}-\mathrm{BSC}$-SZ RND | 28480 | 1251-2313 |
| A9MP4 | 7121-4611 | 2 |  | LBL IN MADE USA | 28480 | 7121-4611 |
| A 10 | 83595-60078 | 6 | 1 | BOARD ASSEMBLY-MOTHER | 28480 | 83595-60078 |
| Aloci | 0150-3879 | 7 |  | CAPACITOR-FXD 01UF $\pm 20^{\circ} 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3879 $0150-3879$ |
| A IOC2 | 0160-3879 | 7 |  | CAPACITOR-FXD 01UF $\pm 20{ }^{\circ} 0^{\circ} 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3879 |
| A10C3 | 0160-3879 | 7 |  | CAPACITOR-FXD 01UF $\pm 20{ }^{\circ} 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3879 |
| A10C4 | 0160-3879 | 7 |  | CAPACITOR-FXD 01UF $\pm 20^{\circ} \mathrm{C}$ 100VDC CER | 28480 | 0160-3879 |
| A 10 C 5 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm 20^{\circ} \circ 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3879 |
| A10C6 | 0160-3879 | 7 |  | CAPACITOR-FXD 01UF $\pm 20 \% 100 \mathrm{VDC} \mathrm{CER}$ | 28480 | 0160-3879 |
| A10C7 | 0160-3879 | 7 |  | CAPACITOR-FXD O1UF $\pm 20{ }^{\circ} \mathrm{O}$ 100VDC CER | 28480 | 0160-3879 |
| A10CR1 | 1901-0033 | 2 |  | DIODE-GEN PRP 180V 200MA DO-35 | 9 N 171 | 1N645 |
| A10,1 | 1251-5926 | 7 |  | CONNECTOR 50-PIN M POST TYPE | 28480 | $1251-5926$ |
| A10.J2 A10.33 | 1251-6952 | 7 0 | 1 | CONN-POST TYPE 100-PIN-SPCG 26-CONT CONNECTOR 18-PIN M POST TYPE | 28480 28480 | $\begin{aligned} & 1251-6952 \\ & 1251-5343 \end{aligned}$ |
| A10.14 | $1251-6343$ $1200-1205$ | 6 | 2 | CONNECTOR 18-PIN M POST TYPE SOCKET-IC 16 -CONT DIP DIP-SLDR | 00779 | 2-641610-2 |
| A10.5 | 1200-1205 | 6 |  | SOCKET-IC 16-CONT DIP DIP-SLDR | 00779 | 2-64 1610-2 |
| A10.16 | 1250-0257 | 1 | 1 | CONNECTOR-RF SMB M PC 50-OHM | 28480 | 1250-0257 |
| A10MP1 A10MP2 | 1251-1115 | 4 | 5 | NOT ASSIGNED POLARIZING KEY-PC EDGE CONN | 28480 | 1251-1115 |
| A10MP3 | 7121-4611 | 2 |  | LBL IN MADE USA | 28480 | 7121-4611 |
| A10R1 | 0698-8812 | 7 | 1 | RESISTOR 1 1\% 125W F TC $=0 \pm 100$ | 28480 | 0698-8812 |
| A10xA3 | 1251-1365 | 6 | 6 | CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS | 28480 | 1251-1365 |
| A10xA4 | 1251-1365 | 6 |  | CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS | 28480 | 1251-1365 |
| A10xA5 | 1251-1365 | 5 |  | CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS | 28480 | 1251-1365 |
| A10XA6 | 1251-1365 | 6 |  | CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS | 28480 | 1251-1365 |
| A10XA7 | 1251-1365 | 6 |  | CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS | 28480 | 1251-1365 |
| A10XAB | 1251-1365 | 6 |  | CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS | 28480 | 1251-1365 |
| A10XA9 | 1251-0472 | 4 | 1 | CONNECTOR-PC EDGE 6-CONT/ROW 2-ROWS | 28480 | 1251-0472 |
| A11 | 86222-60007 | 7 | 1 | CAVITY OSCILLATOR | 28480 | 86222-60007 |
| A11C1 | 0180-2216 | 6 | 1 | CAPACITOR-FXD 350UF+75-10\%\% 16 VDC AL CAPACITOR-FXD $200 \mathrm{UF}+75-10 \% \%$ 25VDC AL | $56289$ $56289$ | 30D357G016DH2 30D207G025DH9 |
| A11C2 | 0180-2144 | 9 | 1 | CAPACITOR-FXD 200UF+75-10\% 25VDC AL | 56289 |  |
| A12 | 83592-60065 | 8 | 1 | SYTM REPLACEMENT KIT (LOWER LEVEL PARTS ARE NOT AVAILABLE SEPARATELY) | 28480 | 83592-60065 |
| A12 | 83592-60066 | 9 | 1 | RESTORED SYTM REPLACEMENT KIT | 28480 | 83592-60066 |
| A13 | 83592-60096 | 5 | 1 | 23-7.0 GHZ YO REPLACEMENT KIT LLOWER <br> level parts are not available separately) | 28480 | 83592-60096 |
| A13 | 83592-60097 | 6 | 1 | RESTORED 2.3-7.0GHZ YO REPLACEMENT KIT | 28480 | 83592-60097 |
| A14 | 83592-60113 | 7 | 1 | POWER AMPLIFIER REPLACEMENT KIT (LOWER LEVEL PARTS ARE NOT AVAILABLE SEPARATELY) | 28480 | 83592-60113 |
| A14 | 83592-60114 | 8 | 1 | RESTORED POWER AMP REPLACEMENT KIT | 28480 | 83592-60114 |
| A15 | 5086-7238 | 7 | 1 | DC RETURN | 28480 | 5086-7238 |
| A16 | 5086-7339 | 9 | 1 | MODULATOR/SPLITTER (LOWER LEVEL PARTS ARE NOT AVAILABLE SEPARATELY) | 28480 | 5086-7339 |
| A16 | 5086-6339 | 7 | 1 | RESTORED MODULATOR/SPLITTER | 28480 | 5086-6339 |
| A17 A17 | $\begin{aligned} & 5086-7217 \\ & 5086-6217 \end{aligned}$ | 2 | 1 | AMPLIFIER $01-2.4 \mathrm{GHZ}$ <br> RESTORED AMPLIFIER $01-24$ GHZ | $\begin{aligned} & 28480 \\ & 28480 \end{aligned}$ | $\begin{aligned} & 5086-7217 \\ & 5086-6217 \end{aligned}$ |
| $\begin{aligned} & \text { A18 } \\ & \text { A18 } \end{aligned}$ | $\begin{aligned} & 5086-7219 \\ & 5086-6219 \end{aligned}$ | $\begin{aligned} & 4 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | MODULATOR MIXER <br> RESTORED MODULATOR MIXER | $\begin{aligned} & 28480 \\ & 28480 \end{aligned}$ | $\begin{aligned} & \mathbf{5 0 8 6 - 7 2 1 9} \\ & 5086-6219 \end{aligned}$ |

Table 6-3. Replaceable Parts


Table 6-3. Replaceable Parts


Table 6-3. Replaceable Parts



| Item | HP Part <br> Number | CD | Qty | Description | Mfr. <br> Code | Manufacturer's <br> Part Number |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| MP1 | $83592-00024$ | 3 | 1 | FRONT PANEL - DRESS (STD AND OPTION 002) | 28480 | $\mathbf{8 3 5 9 2 - 0 0 0 2 4}$ |
| MP2 | $5041-0285$ | 6 | 5 | KEY - CAP LITE | 28480 | $5041-0285$ |
| MP3 | $5041-1926$ | 4 | 1 | KEY - CAP SLOPE | 28480 | $5041-1926$ |
| MP4 | $5041-1924$ | 2 | 1 | KEY - CAP POWER LEVEL | 28480 | $5041-192424$ |
| MP5 | $5041-1925$ | 3 | 1 | KEY - CAP POWER SWEEP | 28480 | $5041-1925$ |
| MP6 | $0370-3023$ | 8 | 1 | KNOB - 34 JACK 25-IND-ID | 28480 | $0370-3023$ |
| MP7 | $83522-20028$ | 5 | 1 | WINDOW - DISPLAY | 28480 | $83522-2028$ |
| MP8 | $83525-00005$ | 9 | 1 | COVER PC | 28480 | $83525-00005$ |

Figure 6-1. Major Mechanical Parts (1 of 4)


Figure 6-1. Major Mechanical Parts (2 of 4)


Figure 6-1. Major Mechanical Parts (3 of 4)


| Item | HP Part <br> Number | CD | Qty | Description | Mfr. <br> Code | Manufacturer's <br> Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MP33 | $83592-00028$ | 7 | 1 | PANEL - REAR | 28480 | $83592-00028$ |
| MP34 | $6960-0002$ | 4 | 1 | PLUG-HOLE 0.500 D (STANDARD) | 28480 | $6960-0002$ |
| MP35 | $6960-0003$ | 5 | 1 | PLUG-HOLE 0.750 D (STANDARD) | 28480 | $6960-0003$ |
| MP36 | $5021-0906$ | 6 | 3 | BUSHING PLASTIC | 28480 | $5021-0906$ |
| MP37 | $11869-20020$ | 4 | 1 | ALIGNMENT PIN | 28480 | $11869-20020$ |

Figure 6-1. Major Mechanical Parts (4 of 4)

Table 6-3. Replaceable Parts



Figure 6-2. Attaching Hardware (1 of 3)


Figure 6-2. Attaching Hardware (2 of 3)


Figure 6-2. Attaching Hardware (3 of 3)


| Reference <br> Designation | HP Part <br> Number | Description | Mfr. <br> Code | Manufacturer's <br> Part Number |
| :---: | :---: | :--- | :--- | :---: |
| J1 | $86290-60005$ | CONNECTOR ASSY (TYPE-N) (RF OUTPUT) <br> SAME AS J3 (AUX OUT) | 28480 | $86290-60005$ |
| J1MP1 | $1250-0914$ | BODY: RF CONNECTOR (TYPE-N) | 02660 | $131-150$ |
| J1MP2 | $1250-0915$ | CONTACT: RF CONNECTOR (TYPE-N) | 02660 | $131-149$ |
| J1MP3 | $5040-0306$ | INSULATOR | 28480 | $5040-0306$ |
| J1MP4 | $08555-20093$ | CENTER CONDUCTOR | 28480 | $08555-20093$ |
| J1MP5 | $08555-20094$ | BODY; BULKHEAD | 28480 | $08555-20094$ |
| J1MP6 | $2190-0104$ | WASHER; LOCK 0.439 INCH ID | 00000 | OBD |
| J1MPT | $2950-0132$ | NUT: HEX 7/16-28 | 00000 | OBD |
| JIMPB | $08761-2027$ | INSULATOR | 28480 | $08761-2027$ |

Figure 6-2. RF Output Connector, Exploded View

## Section 7. Manual Backdating

## INTRODUCTION

This manual has been written for and applies directly to instruments with serial numbers prefixed as indicated on the title page. Earlier versions of the instrument (serial numbers prefixed lower than the ones indicated on the title page) may be slightly different in design or appearance.

There is a separate manual available documenting earlier versions of the HP 83592A. If your instrument was manufactured before the printing of this manual, you can order a separate manual that documents these earlier versions. (HP Part Number 83592-90002).

Later versions of the instrument (serial prefixes higher than the ones indicated on the title page) are documented in a yellow Manual Changes Supplement.

For additional important information about serial number coverage, refer to INSTRUMENTS COVERED BY THE MANUAL in Section 1.

## Section 8. Service

## INTRODUCTION

This section provides instructions for troubleshooting and repairing the HP 83592A RF plug-in. Information includes circuit descriptions, troubleshooting procedures, block diagrams, schematics, and component location maps for each PC (printed circuit) assembly.

## WARNING

Adjustments or repairs inside the HP 8350/83592A with the top or bottom cover removed and the AC power connected should be avoided whenever possible. Any procedure requiring a cover to be removed from the instrument and AC power connected to the mainframe SHOULD BE PERFORMED ONLY BY QUALIFIED SERVICE PERSONNEL. WHO ARE AWARE OF THE HAZARDS INVOLVED. With the AC power cable connected to the instrument, the AC line voltage is present on the terminals of the line power module on the rear panel, and at the LINE power switch, whether the switch is ON or OFF. The AC line voltage on these terminals can, if contacted, produce fatal electrical shock. You must also be aware that capacitors inside the instrument may remain charged even though the instrument has been disconnected from its AC power source.

After you have completed a repair, check the instrument carefully to make sure all safety features are intact and functioning, and that all protective grounds are solidly connected.

## SERVICE INFORMATION

Each smaller section within the larger Service Section pertains to a specific assembly and are arranged in assembly number order. Table 8-1 provides a Service Information Index

## SCHEMATIC DIAGRAM NOTES

Figure 8-1, Schematic Diagram Notes, provides definitions to schematic symbols.

## MNEMONICS

The Motherboard Wiring List lists alphabetically and defines all HP 83592A signal mnemonics, references the point-to-point distribution of each signal to and from the PC assembly sockets and the cable connectors on the A10 Motherboard assembly, and identifies the signal source. This table is located in tabbed section A10 Motherboard and Wiring Lists.

## SERVICE AIDS

Two Extender Cable Assemblies, HP Part Number 08350-60034 (64 pin) and 08350-60035 (17 pin), are designed to power the RF plug-in when it is removed from the HP 8350 sweep oscillator for troubleshooting. These service aids are recommended for convenience in servicing the HP 83592A

A 44-pin extender assembly (HP Part No. 08350-60031) is available to allow access to printed circuit assembly components while mantaining electrical contact with the plug-in. This and other service aids are referenced in section I, Table 1-3, of this manual.

Table 8-1. Service Information Index

| Assembly | Fig. <br> No. | Assembly | Fig. |
| :--- | :---: | :--- | :--- |
| No. |  |  |  |

## BASIC COMPONENT SYMBOLOGY



Figure 8-1. Schematic Diagram Notes (1 of 3)

## INTEGRATED CIRCUIT SYMBOLOGY


er Trigger - The gate of the Schm positive - and negative-going signals. The difference between the positive and negative thresholds is defined as hysteresis voltage

3-State Buffer: Three States Enable (EN) Input low High impedence Enable input high: Output $=0$ or Output $=1$

Data Flip Flop: Set (S) and Reset (R) are asynchronous controls Active $S$ sets the noninverting output high and the inverting output ( 0 ) low; active $R$ resets bath outputs When $S$ and $R$ are both inactive, the outputs remain latched in the last state An active clock $(-E)$ enables the D input, at which time the noninverting output $=\mathrm{D}$, and the inverting output =

Control Block: All controlitng inputs (gates, clocks, inhibits, etc.) connect to the control block
Elements: Can be one or more of any logic function (flip flop, counter, gate, RAM, etc.) Data inputs are on the left side of element, data outputs on the right.


Analog Switch: Control lines 1 and 2 decode to select one of four inputs G1, high=enable


Counter Binary weighted registers count on the falling edge of each clock pulse Active (high) R clears all registers

Digital to Analog Converter (DAC)
Provides a scaled current output ( $1_{1}$ ). the product of $\mathrm{V}_{\text {REF }}$ and the fractional binary input
$D_{11} 2^{-1}+D_{10} 2^{-2}+D_{9} 2^{-3}+\ldots D_{0^{-12}}$
The product of $V_{\text {REF }}$ and complement of the binary input appears at $I_{2}$

Decoder: The logic states of the three sel ect lines $A, B$, and $C$, and the three enable inputs (EN), determine which one of the eight outputs will be decoded. The sel. ected output will be low, while all others are high.

Random-Access Memory (RAM)
Binary addresses (A0 to A9) access one of 1024 registers in RAM. When G1 is high. bits appearing at DO to D3 will be written to the addressed location (A0 to A9)
When G2 is low, bits appearing at DO to D3 have been accessed from the addressed location

Figure 8-1. Schematic Diagram Notes (2 of 3)

| FUNCTION LABEL ABBREVIATIONS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\Sigma$ | Adder | 0 | Open Collector | LED | Light-Emitting Diode |
|  | Amplifier/Buffer | 1. | Monostable Multivibrator | MUX | Multiplexer |
| IT | Schmitt Trigger | BCD | Binary Coded Decimal | RAM | Random-Access Memory |
| \& | AND | CTR | Counter | REG | Register |
| $\geqslant 1$ | OR | DAC | Digital-to Analog Converter | ROM | Read Only Memory |
| $=1$ | Exclusive OR | FF | Flip.Flop | RPG | Rotary Pulse Generator |
| $X \rightarrow Y$ | Encoder, Decoder | 1/0 | Input/Output |  |  |


| LINE LABEL ABBREVIATIOINS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CK, C | Clock Input | MSB | Most Significant Bit | T | Trigger Input (Monostable) |
| D | Data or Delay Input (Flip-Flop) | 0 | Output | WR | Write |
| EN | Enable |  | Not $\mathbf{Q}$ Complement of $\mathbf{0}$ | +1 | Count Up |
| F | 3-State Enable Input | R | Reset or Clear Input | -1 | Count Down |
| G | Gating Input | RD | Read | 3-ST | 3-State (placed by function) |
| LSB | Least Significant Bit |  | Set Input |  |  |

Figure 8-1. Schematic Diagram Notes (3 of 3)

## TROUBLESHOOTING

CAUTION

Improper methods of discharging the $\mathbf{- 4 0}$ volt supply may result in damage to the instrument. Refer to the HP 8350 Sweep Oscillator Operating and Service Manual for these procedures.

Troubleshooting is generally divided into two maintenance levels in this manual. The first level isolates the problem to a circuit or assembly. SELF-TEST (described below) together with the Overall Block Diagram and Troubleshooting hints, helps to isolate the problem source to a particular assembly.

The second maintenance level isolates the trouble to the component. Operator-mnitiated tests, schematıc diagrams, and circuit descriptions for each assembly aid in troubleshooting to the component level.

## SELF-TEST

HP 8350 software provides microprocessor and operator-initiated checks. These checks verify the proper functioning of the majority of the HP 8350 and 83592A digital circuitry and a portion of the analog devices.

Whenever the HP 8350 is powered ON, or the front panel [INSTR PRESET] pushbutton is pressed, instrument SELF-TEST is initiated. Instrument SELF-TEST checks a number of circuits in both the HP 8350 and the 83592A. If a failure in the HP 83592A is detected during SELF-TEST, error code E001 will be displayed. Table 8-2 lists other error codes associated with the HP 83592A RF Plug-in.

If the front panel displays an error code, refer to the Overall Block Diagram and Troubleshooting section. This section will help the operator to define the troubled area.

Table 8-2. Associated Error Codes

| Error Code | Circuit Tested |
| :--- | :--- |
| E001 | Addresses HP 83592A ROM and reads Check Sum back to HP 8350. |
| E050 | Erroneous Front Panel Pustbutton Flag. |
| E051 | Erroneous Front Panel Pushbutton Code received by HP 8350 Microprocessor. |
| E052 | Checks for Timer Failure in A3 |
| E053 | Checks PIA circuits in A3. |

## OPERATOR-INITIATED TESTS

The HP 8350 microprocessor services several operator-mitiated tests of the HP 83592A to check functions which are not exercised during SELF-TEST. The tests may be initiated by making the appropriate key entry indexed in Table 8-3.

Access to most of the HP 83592A digital circuitry can be achieved through local programming with the following key entry commands:

| Function | Key Entry |
| :---: | :---: |
| Hex Address Entry | [SHIFT] [0] [0] [M1] ${ }^{\text {( }}$ (enter hex address) |
| Hex Data WRITE | [M2] (enter data: two hex digits) |
| Hex Data READ | [M3] |
| Hex Data Rotation Write | [M4] |
| Hex Addressed Fast Read | [M5] |
| *To address a different loc keys [ - ] [ $\boldsymbol{\sim}$ ] to step to the | press [M1] and enter the new address, or waddress. |

NOTE: Before addressing an HP 83593A component, determine whether or not the HP 8350 microprocessor can READ or WRITE to that particular device. The majority of HP 83592A digital chips do NOT have both READ and WRITE capabilities.

By entering the hex address location of a specific device, that device can be exercised. (Addresses are supplied next to the mnemonic on each schematic. Also, circuit descriptions usually include address decoder tables to define the addresses used on that particular assembly.) Hex address entry must be made prior to any of the following:

HEX DATA WRITE, [M2], allows the operator to write any combination of hex data bytes to the addressed device. The outputs can then be checked to see if the device is functioning properly.

HEX DATA READ, [M3], allows the operator to read the outputs of an addressed device.
HEX DATA ROTATION WRITE, [M4], strobes a one " 1 ", (high state) through a column of zeroes (low states) to the addressed device. In effect, hex data rotation write is a rapid WRITE mode, exercising the addressed device in real time. The microprocessor inputs the data continuously, without servicing interrupts from the rest of the instrument. Latch enable lines, inputs, and outputs can be checked in this mode. Figure 8-2 illustrates the appropriate waveforms.

HEX ADDRESSED FAST READ, [M5], provides an operator-initiated check for verification of the data bus, in which the addressed device is clocked in real time. Latch outputs can be traced from the onboard location back through the data bus to the microprocessor. At each buffer, verify TTL level response to the enable pulse. Enable line waveforms are shown in Figure 8-3.

All operations can be exited by pressing [INSTR PRESET].

Table 8-3. Operator-Initiated Self Test Routines Available

| Data Entry | Test | Assembly* | Test Point |
| :---: | :---: | :---: | :---: |
| SHIFT 50 | Power Level DAC | A4 | A4TP2 |
| SHIFT 51 | Power Sweep DAC | A5 | A5TP8 |
| SHIFT 52 | Scale/Offset DACs | A7,A8 | A7TP1, A7TP9, A8TP2, A8TP3 |
| SHIFT 53 | Address Decoder; checks major address decoder lines. | A7,A8 | A3U6, A3U7, A3U9, A3U13 |
| SHIFT 54 | Address Decoder; checks individual board address decoders. | A4 thru A8 | Address Decoders |
| SHIFT 55 | Interrupt Control | A3 | A3U4 pin 38 |
| SHIFT 56 | Bandswitch DAC | A6 | A6TP1 |
| *Refer to troubleshooting procedure of the appropriate assembly for waveforms and detalled procedures. |  |  |  |



Figure 8-2. Hex Data Rotation Write - Bit Pattern


Figure 8-3. Hex Addressed Fast Read - Timing Diagram

## HEXADECIMAL

Hexadecimal is the number system used to locally address the HP 8350 and 83592A logic components. Available operator-initiated self test routines are indexed in Table 8-3.

The hexadecimal system uses 16 digits: 0 through 9 and $A$ through F. Since 16 is the fourth power of two, four-bit binary numbers can be expressed with one hexadecimal digit, making local programming easier. Table 8-4 provides hexadecimal conversions to binary and decimal equivalents.

When the HP 8350 is in the hex data write mode several front panel keyboard pushbuttons convert to hexadecimal digit entries. The hex numbers assigned to the DATA ENTRY keys are shown in Figure 8-4.

Table 8-4. Hexadecimal Equivalents

| Hexadecimal | Binary | Decimal |
| :---: | :---: | :---: |
| 0 | 0000 |  |
| 1 | 0001 | 0 |
| 2 | 0010 | 1 |
| 3 | 0011 | 2 |
| 4 | 0100 | 3 |
| 5 | 0101 | 4 |
| 6 | 0110 | 5 |
| 7 | 0111 | 6 |
| 8 | 1000 | 7 |
| 9 | 1001 | 9 |
| A | 1010 | 10 |
| b | 1011 | 11 |
| C | 1100 | 12 |
| E | 1101 | 13 |
| F | 1110 | 14 |



Figure 8-4. Hex Entry Keys

## RECOMMENDED TEST EQUIPMENT

Test equipment required to maintain the HP 83592A is listed in Section I. If the equipment listed is not available, equipment that meets the minimum specifications shown may be substituted.

## REPAIR

## Module Exchange Program

This instrument may be quickly repaired by replacing a defective module with a restored-exchange module To support the module repair strategy, Hewlett-Packard has set up a module exchange program.

The procedure for using the module exchange program is given in Figure $8-5$. When you locate the defective module, order a replacement module through the nearest Hewlett-Packard sales office. The restoredexchange module will be sent immediately directly from a customer service replacement parts center. When you receive the exchange module, return the defective module in the same special carton in which the exchange module was received. DO NOT return a defective module to Hewlett-Packard until you receive the exchange module.

If you are not going to return the defective module to Hewlett-Packard, or if you are ordering a module for spare parts stock, etc., order a new module using the new module part number listed in Table 6-3.

The Hewlett-Packard module exchange program allows you to obtain a fully tested and guaranteed restored-exchange module at a reduced price. (The reduced price is contingent upon return of the defective module to Hewlett-Packard.) Assemblies available for module exchange are listed in Table 6-1.

## Replacing YO A13, SYTM A12, YO Driver A8, or SYTM Driver A7

Each YO (YIG oscillator) or SYTM (switched YIG tuned multiplier) requires a unique set of resistors to be installed on its respective driver assembly (A7 or AB) for proper YIG coil drive. The values of these resistors are documented on labels attached to the side of the HP 83592A near the RF section. If the driver assembly (A7 or A8) is replaced, the resistor header containing these resistors must be installed on the new assembly. Also, if the YO or SYTM is replaced, the resistor header shipped with the YO or SYTM must be installed on the driver assembly in place of the old resistors. (In some cases, some or all of the resistors may be deleted, depending on the drive requirements of the individual YO or SYTM.)

## Rear Panel Connector Replacement

When replacing rear panel connector P1, connector P2 also must be partially removed to remove P1 from the rear panel casting

When reassembling rear panel connectors P1 and P2 into the casting, alignment is very critical to ensure proper interface with the mating HP 8350 connectors. Align the center of the attaching bolts with a steel rule and tighten in place in accordance with the placement drawing in Figure 8-6.

## AFTER-SERVICE PRODUCT SAFETY CHECKS

Visually inspect the interior of the instrument for any signs of abnormal internally generated heat, such as discolored printed circuit assemblies or components, damaged insulation, or evidence of arcing. Determine and remedy the cause of any such condition.

The module exchange program described here is a fast, efficient, economical method of keeping your Hewlett-Packard instrument in service.

A.


Restored-exchange modules are shipped individually in boxes like this. In addition to the circuit module, the box contans:
Exchange assembly falure report Return address label
B.


Open box carefully - it will be used to return defective module to HP Complete fallure report. Place it and defective module in box. Be sure to remove enclosed return address label.
C.


Seal box with tape Inside U.S.A *, stick preprinted return address label over label already on box, and return box to HP. Outside U.S.A , do not use address label; instead address box to the nearest HP office

Figure 8-5. Module Exchange Procedure


Figure 8-6. Rear Panel Connector Alignment

## HP 83592A Overall Troubleshooting

## INTRODUCTION

The purpose of this troubleshooting information is to provide an aid in isolating a problem in the HP 83592A to a specific assembly. Further troubleshooting information is supplied with each assembly troubleshooting section to isolate the problem to the component level.

The first step in overall troubleshooting is to identify the symptom(s) and determine under what conditions the problem exists. If the problem is an RF plug-in error code (E001 or E050 through E053) refer to the Error Code section of this troubleshooting procedure. Also ensure that the HP 8350 used with the HP 83592A is calibrated and functionally operating

## DETERMINING THE PROBLEM

A failure in the HP 83592A normally affects one of the following functions.
Front Panel/Digital Control - Probable symptoms are error code E001, incorrect annunciator or digit displays, inability to control operation from front panel, or erratic instrument response to front panel entries. The problem is generally on the A1, A2, or A3 assemblies, or with the RF plugin/HP 8350 interface.

Frequency Control - Frequency control problems include frequency inaccuracy, sweep control problems or power losses due to the SYTM not tracking the YO frequency. If the HP 8350 VTUNE output and power supplies are verified, the problem is most likely on the A5, A6, A7, A8, or A9 assemblies, or in the RF section. If a frequency accuracy problem occurs only during swept operation, and the inaccuracy increases with faster sweep times, the problem is most likely with the delay compensation circuit on the A8 YO driver assembly. Power losses that can be corrected with the front panel PEAK control indicate that the YO/SYTM tracking needs calibration (Refer to Section 5, Adjustments).

Power Control - Typical problems are no RF output, maximum unleveled RF output, or excessive power level variations. The problem is most likely with the A4, A5, or RF section. If the trouble is limited to power sweep and slope control, the problem is most likely with the power sweep DAC on the A5 assembly. If the power loss is in bands 1 through 3, try adjusting the front panel PEAK control to peak the power. If the power losses are eliminated, perform the YO/SYTM tracking adjustments in Section 5.

RF Path - Problems associated with high-frequency microcircuits include spurious or harmonic distortion, no RF power, or full unleveled RF power. For a harmonic distortion problem, refer to Section 5, Adjustments. For power problems, try peaking the power with the front panel PEAK control, then refer to the A4 ALC Troubleshooting before suspecting the RF components.

Once the problem is identified, exercise the RF plug-in to determine under what conditions the problem exists. Some important conditions to check are:

Band related - Does problem exist for only band 0 or bands 1 through 3 , or does it exist on all bands? If a power or leveling problem is restricted to one band, the problem is limited to the respective detector, modulator driver, or modulator.

Sweep Mode related - Is problem only for swept modes of operation, or does it also exist in CW operation? If problem exists in CW operation, troubleshoot in this mode (it is easier to check waveforms and voltages in CW operation). For problems that occur only for swept operation, check if problem exists for single band sweeps. If the problem occurs only for multiband sweeps, suspect the bandswitch control circuit on the A6 sweep control assembly.

Control related - Try different methods of entering data (i.e. RPG, data entry keys, or increment/ decrement keys). If the problem is related to a specific control, troubleshoot that control and respective circuits. If the problem is related to a specific type of control (i e. pushbuttons) refer to the A1/A2 service information and troubleshoot the respective interface circuit.

Sweep Time related - Swept frequency accuracy problems that get worse with faster sweep times are probably caused by the delay compensation circuit on the A8 YO driver assembly If it is necessary to adjust the front panel PEAK control for different sweep tımes, the trouble is probably caused by the delay compensation circuit on the A7 SYTM driver.

## ERROR CODES

RF plug-in error codes are displayed in the HP 8350 left FREQUENCY display. The error codes may be generated as a result of the INSTRUMENT PRESET self test (E001, E052, or E053), or during normal instrument operation (error codes E050 or E051). A description of each error code is provided in Table 8-9. Further troubleshooting information for each error code follows.

## Error Code E001

Error code E001 indicates that the HP 8350 microprocessor is unable to properly read plug-in ROM. Initial checks should be made to verify proper matıng of rear panel connectors with the HP 8350. Also check cable connectıons to the A3 dıgital interface and ensure A3 is properly installed. Refer to the A3 service information for specific troubleshooting information

## Error Code E050

Error code E050 is generated when the HP 8350 microprocessor responds to an RF plug-in keyboard flag and no key has been pressed. Check the logic state of the FLAG input to the A3 digital interface (A3P1 pin 42). It should be a stable logic low until a front panel key is pressed (when it is briefly strobed high). If it is not a stable low, refer to the A1/A2 service information for further troubleshooting. If FLAG is a stable low, check that the L. PIFLG output of $\mathrm{A} 3(\mathrm{~A} 3 \mathrm{~J} 1 \mathrm{pIn} 39)$ is a stable high and pulses low when a front panel key is pressed. If necessary, trace the logic state of L PIFLG on the HP 8350 A3 microprocessor.

## Error Code E051

Error code E051 indicates that an invalid keycode is received by the HP 8350 microprocessor. Refer to the A1/A2 service information to troubleshoot the keyboard matrix and keyboard/display interface circuit.

## Error Code E052

Error code E052 is generated if there is a problem with the interval timer on the A3 digital interface A test routine is run at power-on or when INSTRUMENT PRESET self test is initiated. If error code E052 is generated, refer to the A3 digital interface service information for further troubleshooting.

## Error Code E053

Error Code E053 is generated at power-on or INSTRUMENT PRESET when there is a problem with the PIA (peripheral interface adapter) on the A3 digital interface. If error code E053 is generated, refer to the A3 digital interface service information for further troubleshootıng.

## DIGITAL CONTROL/FRONT PANEL

A digital control problem usually affects the entire plug-in, but may disable only a section of the instrument. Generally, a digital control problem is indicated by a front panel failure. If the problem is limited to a specific type of control (pushbutton or RPG) or display (annunciator or digital display), the indication is that of a front panel fallure. An RPG failure may indicate problems on the front panel assemblies of the HP 8350 mainframe, where RPG pulses are decoded. If multiple front panel functıons are inoperative or erratic, the problem is most likely a digital control problem Detailed troubleshooting procedures for checking front panel operation are provided in the A1/A2 service information. For digital control problems, refer to the A3 digital interface service information, and check the address, data, and control line outputs of the A3 assembly

When there is a problem with a digital-to-analog interface (i.e. DAC), the symptom is generally a discontinuity in the analog response.

## FREQUENCY CONTROL

Troubleshooting a frequency control problem can be greatly simplified by first defining the conditions under which the problem exists. When troubleshooting, the RF plug-in should be operating in the least complicated mode that exhibits the frequency control problem. For instance, a CW frequency is less complicated than a swept mode, and a single band sweep is less complicated than a multiband sweep.

NOTE: To ensure accurate frequency counter readings, check for adequate RF output power.
Frequency Accuracy Problem for Band 0 (. 01 to 2.4 GHz ). Frequency accuracy problems that occur only in band 0 are most likely related to the front panel FREQ CAL adjustment. Refer to Section 3 for the FREQ CAL adjustment procedure.

## Frequency Accuracy Problem for Bands 1 through $\mathbf{3}$ (2.4 to 20.0 GHz)

There is a possibility that frequency accuracy problems may appear in bands 1 through 3 only if the error is compensated in band 0 by the FREQ CAL adjustment. If the FREQ CAL potentiometer is adjusted towards an endpoint, troubleshoot for a frequency accuracy problem in all bands.

## Frequency Accuracy Problem for All Bands

Frequency accuracy problems that affect all bands are most likely caused by the A8 YO driver being out of calibration. Perform the related adjustments in Section 5 before further troubleshooting.

## Swept Frequency Accuracy Problem

A frequency accuracy problem that occurs only during swept frequency modes is typically a delay compensation problem. Refer to the A8 YO driver for further troubleshooting.

## POWER CONTROL

Power control problems normally fall into one of the following catagories.
No RF Output Power
Maximum Unleveled RF Output Power (no power control)
Excessive power variation

## No RF Output Power

Remove the A4 ALC assembly; the RF output power should go to a maximum level. If not, the trouble is in the RF section. If the RF output goes to maxımum, the problem is in the A4 ALC assembly.

## Maximum Unleveled RF Output Power

Check leveling in external and meter leveling modes. If power is leveled for these modes, the problem is with the internal detector. Otherwise, refer to the troubleshooting information for the A4 ALC assembly.

## Excessive Power Variations

Refer to the troubleshooting information for the A4 ALC assembly.

## Low Power

If unable to obtain specified maximum leveled power for frequencies greater than 2.4 GHz , try peaking the power with the front panel PEAK function. Set the HP 83592A to external ALC mode (this opens the ALC loop), press [SHIFT] [CW], and adjust the POWER control to maximize the RF output power over the 2.4 to 20 GHz frequency range. If this works, perform the YO/SYTM Tracking adjustments in Section 5. Otherwise refer to the RF section service information for further troubleshooting.

## RF SECTION

RF section problems are usually indicated by no RF power, full unleveled RF power, excessive harmonics, or spurious responses. For an RF power problem refer to the Power Control section of this troubleshooting information. For excessive harmonics in band $0(.01$ to 2.4 GHz ) or spurious responses, refer to the RF section service information for further troubleshooting.

Table 8-5. HP 83592A Error Codes

| Error <br> Code | Function Tested | Operator <br> Initiated Test | Troubleshooting Hints |
| :--- | :--- | :--- | :--- |
| E001 | HP 8350/83592A |  | Check the RF plug-In connections and cable <br> connections to A3 Do hex data write to front <br> panel and hex data read of A3S1 <br> configuration switch. See E001 <br> Troubleshooting in this procedure for <br> specifics. |
| E050 | Plug-In keyboard |  | Check PIFLG |
| E051 | Invalid key code | SHIFT 04 | See A1/A2 service information for further <br> troubleshooting. |
| E052 | Interval Timer | SHIFT 55 | See A3 service information for further <br> troubleshooting. |
| E053 | PIA | SHIFT 55 | See A3 service information for further <br> troubleshooting. |

# HP 83592A RF Plug-in Overall Block Diagram Description 

## INTRODUCTION

The operating principles of the HP 83592A RF Plug-In are described in two levels. The functional block diagram description describes major functional areas of the instrument. The detailed block diagram description discusses the theory in greater depth, and outlines the breakdown of functions among the various instrument assemblies.

## FUNCTIONAL BLOCK DIAGRAM DESCRIPTION

The HP 83592A RF plug-in, used with the HP 8350 sweep oscillator, covers the 0.01 to 200 GHz frequency range in four bands with up to +10 dBm of leveled RF power. In addition to internal leveling, external detectors or power meters can be used to level the RF power Furthermore, the HP 83592A can sweep power proportional to either frequency or sweep.

The HP 83592A can be broken down into four functional sections:
Digital Control/Front Panel
Frequency Control
Power Control (ALC)
RF Section
The functional description for each of these four functions is described briefly below.

## Digital Control/Front Panel

The entire HP 83592A is digitally controlled by the HP 8350 microprocessor. It must be emphasized that nearly all functions are commanded by the HP 8350; very few activities take place without microprocessor intervention.

The digital control section of the HP 83592A is the focal point of all communication between plug-in and mainframe. It receives commands ordered by the microprocessor along the HP 8350's instrument bus. Once in the HP 83592A, these commands are decoded and routed to the appropriate part of the plug-in to control virtually every capabilty. The digital control section also contains a block of ROM (read only memory), which provides the microprocessor with the constants and program software tailored to the plug-in. The digital control section, then, is the control center for the entire plug-in.

The front panel interface is the communication link between the front panel displays or controls and the rest of the plug-in. It receives and stores information to be presented by the numerical display or annunciators through the digital control block, and continuously refreshes the display. It also receives the user's commands through the front panel pushbuttons and RPG (rotary pulse generator), and sends them back through the digital control block to the HP 8350 microprocessor. Certain analog signals, such as FREQ CAL, pass through the front panel interface directly to the appropriate part of the HP 83592A.

## Frequency Control

The frequency control block is responsible for converting the tuning ramp (VTUNE) from the HP 8350 sweep oscillator into drive currents for controlling the YO (yttrium-iron-garnet oscillator) and SYTM (switched YIG tuned multiplier). The tuning voltage is offset, scaled and buffered to provide a buffered tuning voltage for both the YO and SYTM drivers. The two drivers each digitally scale and offset the buffered tuning voltage (BVTUNE) to yield tuning voitages that enable the SYTM (which is basically a harmonic generator followed by a tunable bandpass filter) to track the YO fundamental frequency or a multiple (bands 2 and 3). Each driver develops a delay compensation signal that is summed with the scaled tuning voltage on each driver to compensate for delay in the YO or SYTM. Lastly, low-frequency components of external FM (frequency modulation) are filtered and also summed in to produce total YO and SYTM control voltages. However the YO and SYTM are current controlled devices, so current drivers convert the control voltages to drive currents for the YO and SYTM.
The high-frequency FM components cannot be summed in with the drive currents due to the limited dynamic response of the YO and SYTM. The YO contains a separate coil that allows smaller yet faster frequency modulation. The amount of deviation is limited and is within the bandpass characteristics of the SYTM, so the SYTM does not require any frequency control for high-frequency modulation.

The sweep interrupt block monitors the tuning voltage (VTUNE) when the HP 83592A is performing a sweep requiring more than one band. When a tuning voltage corresponding to the end of a band is sensed, these circuits temporarily stop the sweep ramp and interrupt the HP 8350 microprocessor. The microprocessor then prepares the plug-in for the new band, including new scaling and offset values, and continues the sweep.

## Power Leveling (ALC)

The power control circuits determine the RF output power level, and ensure that the power is constant across the sweep. A feedback loop detects the RF power level, compares it with a reference voltage, and adjusts modulators in the RF path to correct for amplitude errors.
The power level is digitally programmed from the HP 8350 sweep oscillator. A scaled sweep ramp to provide the power slope or power sweep function is added, yielding a reference power level.

RF detectors provide a voltage proportional to the actual RF power level. This is then compared to the desired reference power level voltage to produce an error voltage. The error is then amplified to drive RF modulators and correct the output power level.

## RF Section

The RF section includes the high-frequency microcircuits and their bias components which produce and amplify the RF output.
The 0.01 to 20.0 GHz frequency range is covered in four bands. The YO is the tunable source for all bands. The switched YTM selects the RF output from one of two paths. The upper bands (bands 1 through 3) are obtained by amplifying the direct YO output and then generating harmonics in the SYTM. The SYTM contains a tunable bandpass filter that is tuned to the desired RF output frequency. As a result, the SYTM passes the desired RF output frequency and rejects unwanted harmonics.
Band 0 uses a fixed 3.8 GHz oscillator to mix down the YO output, covering the 0.01 to 2.4 GHz frequency range. When band 0 is selected, the switched YTM provides a straight through path for the 0.01 to 2.4 GHz RF.

Two directional couplers with detectors sense the RF power level and send a voltage to the ALC circuits for internal power leveling.
In Option 002 instruments, a programmable step attenuator is included to provide up to -70 dB of additional output power control range.

## Detailed Block Diagram Description

## DIGITAL CONTROL/FRONT PANEL

## A3 Digital Interface

The A3 digital interface assembly acts as the HP 83592A's distribution center, receiving digital commands from the HP 8350 sweep oscillator and routing them to the appropriate assembly within the plug-in.

The buffer receives the digital control (including timing), data, and address signals from the HP 8350 sweep oscillator's instrument bus. The control and address lines are unidirectional and pass only to the plug-in, whereas the data lines are bi-directional and carry information both to and from the plugin. A single buffer returns the plug-in flag (L PIFLG) to the HP 8350, indicating that a plug-in front panel key was pushed.

The address decoder provides the major control lines which eventually direct data to the correct part of the plug-in. Address and control lines are decoded to produce enable lines: two for ROM (read only memory;; three for the configuration switches/interrupt control; five for the front panel; and two for the remainder of the plug-in assemblies.

The ROM stores program software and constants used by the HP 8350 microprocessor while executing routines dedicated to the plug-in. Two address decoding lines, plus twelve address lines, select the byte of data to be sent back to the HP 8350.

The configuration switch/interrupt control circuits serve a dual purpose. The configuration switch encodes information about the plug-in options used, and certain user-defined parameters. During INSTRUMENT PRESET and power-on, the switch positions are read by the HP 8350 microprocessor, then used to configure the HP 83592A according to the parameters selected. As interrupt control, the circuits monitor the L SIRQ line, and send an interrupt (L PIIRQ) to the HP 8350 to begin each bandswitch. During a bandswitch, the interrupt control is programmed to count down time intervals specified by the microprocessor. At the end of these intervals, the LPIIRQ line is again activated to notify the HP 8350 that the time interval has elapsed.

The RF plug-in interface buffers the data and address lines for use thoughout the rest of the RF plugin. The data bus is bi-directional, so that the HP 8350 can read information from the A2 front panel interface, A6 sweep control, A7 SYTM driver, and A8 YO driver assemblies. The control lines, which complete the internal bus, come directly from the address decoder. This internal bus sends control messages and data for DACs (digital-to-analog converter) to digital interface circuits on each assembly. These digital interface circuits are essentially buffers between the digital and analog circuits.

## A2 Front Panel Interface, A1 Front Panel

NOTE: Due to their strong functional interrelation, the A2 front panel interface and A1 front panel assemblies are discussed together.

The A2 front panel interface and A1 front panel assemblies are primarily responsible for displaying the status and power level of the RF plug-in, and transmitting pushbutton and RPG commands back to the HP 8350 sweep oscillator for processing. Front panel analog adjustments, and the analog $1 \mathrm{~V} / 0.5 \mathrm{~V} /$ GHz rear panel output, are also processed on these assemblies.

The keyboard/display interface performs two functions. As a keyboard interface, it strobes the columns of the pushbutton switch matrix, while sensing the row lines. When a key is pushed, the row line tracks the strobed column line corresponding to that key The keyboard interface detects this, sets the FLAG line to alert the microprocessor, and transmits the encoded data back to the HP 8350 for processing As a display interface, the same column strobes are buffered and used to drive the digits of the power display. While a digit is enabled, the appropriate seven-segment data, stored inside the display interface is buffered to drive the segments. The scanning is done at a fast rate to avoid flickering.

The annunciator interface stores data to drive the LED (light emitting diode) annunciators which displays the status of various functions. However, the unleveled annunciator is not digitally controlled, but is driven from a separate unleveled circuit which monitors the ALC assembly.

The power control interface digitally controls several functional areas. Three of the lines are buffered by the attenuator control, which operates the A19 step attenuator in instruments equipped with Option 002. The RF on circuils control the biasing for the A13 YIG oscillator and the A17 amplifier. When the RF is turned off, the bias to these assemblies is removed, shutting off the oscillator and amplifier for minimum RF output.

The frequency tracking amplifier and $1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ blocks are the only active analog circuits on the A 2 and A1 assemblies. The frequency tracking amplifier monitors the SYTM DRIVE V, a voltage proportional to the RF output frequency. Its output tracks the RF output frequency, and is used to compensate for frequency-dependent non-linearities in the ALC loop. The $1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ circuit further processes this signal to produce a rear-panel output supplying 1 VDC or 0.5 VDC per GHz of output frequency for use with external equipment.

Miscellaneous front panel controls must pass through the A1 and A2 assemblies. The RPG produces pulses when rotated, and sends them directly back to the HP 8350 sweep oscillator to be decoded and processed to adjust the power or fine-tune the SYTM bandpass frequency. The FREQ CAL adjustment is used to fine-tune the band 0 output frequency to correct for drift or error in the A11 cavity oscillator frequency. The EXT/MTR ALC CAL adjusts the absolute power level when external detector or power meter leveling is used.

## FREQUENCY CONTROL

The frequency control section of the plug-in is responsible for determining the actual RF output frequency Based on the tuning voltage VTUNE and digital data, the correct drive currents are developed for tuning the A13 YIG oscillator and A12 YIG tuned multiplier. FM is also processed in these circuits.

## A6 Sweep Control

The A6 sweep control assembly scales and offsets the tuning voltage from the HP 8350 sweep oscillator to provide a series of 0 to -10 V ramps (one ramp for each band) during a multiband sweep. For single band sweeps, the A6 sweep control assembly just buffers and inverts the the 0 to 10 V VTUNE ramp from the HP 8350.

The bandswitch comparator and sweep control/interrupt logic sections monitor the buffered tuning voltage. When the sweep ramp requires a change of band, this circuit issues "stop sweep" and blanking pulse requests. At the same time, an interrupt is sent to the mainframe through the A3 assembly, requesting service for the bandswitch. After this point, the microprocessor completes the bandswitch sequence through the sweep control circuits.

SRD and PIN switch bias circuits control the switched YTM for band selection and SRD (step recovery diode) biasing. The PIN SW output controls a PIN diode switch in the SYTM to select either a straight through path for band 0 , or SYTM operation for bands 1 through 3 . The SRD BIAS output optımizes the SRD biasing for the frequency and power level of operation.

## A8 YO Driver, A9 Reference Resistor Assembly

The A8 YO driver assembly scales and offsets the buffered tuning voltage from the A6 sweep control assembly and converts it to a current for controlling the A13 YIG oscillator frequency.

The buffered tuning voltage, BVTUNE, is scaled offset and summed with various correction signals to produce the tuning current for the A13 YIG oscillator. The scaling and offsetting is used to change the frequency range of the YO depending on the band of operation. For each band, the 0 to 10 V ramp must tune the YO over a different frequency range as shown in Table 8-6.

Table 8-6. YO Frequency Bands

| Band | YO Frequency Range (GHz) |
| :---: | :---: |
| Band 0 | 3.81 to 6.2 GHz |
| Band 1 | 24 to 7.0 GHz |
| Band 2 | 35 to 6.75 GHz |
| Band 3 | 45 to 6.67 GHz |

The scaling and offset DACs are also used to compensate for differences in oscillator sensitivities. The amount of scaling and offset is set by the frequency cal switches. At power on or INSTRUMENT PRESET, the status of the cal switches is read by the HP 8350 and stored in RAM (random access memory). This information is then used along with frequency range (band) information to program the DACs. The - 10V Reference generates a stable voltage source used as a reference on the A6 sweep control, A7 SYTM driver, A8 YO driver, and A4 ALC assemblies.

The delay compensation circuit produces signals to compensate for time delay in the YO response. The coils in the YO are used to set up a strong controlled magnetic field to control the RF frequency. Due to inductive reactance of the electromagnets, there is a delay between the applied voltage and resultant current flow through the coils. The delay compensation circuit monitors the scaled tuning voltage, and from its amplitude and slope produces a signal added to the YO DRIVE V to compensate for swept frequency errors that would occur because of the response delays.

The +20 V tracking circuit monitors the +20 V supply, producing an output which follows this voltage Since the current through the YO is referenced to this supply, this prevents power supply drift or noise from creating frequency errors.

The summing junction adds together the scaled tuning voltage, offset, delay compensation, +20 V tracking voltage, and offset compensation, plus the front-panel FREQ CAL in band 0 . The YO LO FM from the A5 FM driver (described below) is also added. The product is the YO DRIVE V, a signal proportional to the YO frequency.

The remainder of the A8 circuits and the A9 components convert the YO DRIVE V to a current to control the YO frequency. The final current drive transistor is controlled by the A8 assembly. The current through this transistor, and hence the YO, generates a proportional voltage across the chassis mounted reference resistor, which is monitored and compared to the YO DRIVE V. Any errors between the two are corrected in a closed loop, producing a current proportional to the YO DRIVE V. Compensation elements (Comp) correct for nonlinearities in the YO. If the YO is replaced, this section of circuitry requires changing.

In CW mode, a relay connects a large capacitor across the YO's coil. The capacitor resists changes in the YO current to reduce residual FM noise.

The frequency cal switches set the frequency end-point accuracy. These switches are set when the plug-in is calibrated, and are read by the HP 8350 during INSTRUMENT PRESET or initial power on. This information is used to program the scale and offset DACs.

## A7 SYTM Driver, A9 Reference Resistor Assembly

The A7 SYTM driver assembly scales and offsets the buffered tuning voltage from the A6 sweep control assembly and converts it to a current for controlling the A12 YIG tuned multiplier frequency for bands 1 through 3.

The buffered tuning voltage, BVTUNE, is scaled, offset and summed with various correction signals to produce the tuning current for the A12 SYTM. The scaling and offsetting is used to change the frequency range of the SYTM depending on the band of operation. For each band, the 0 to 10 V ramp must tune the SYTM over a different frequency range as shown in Table 8-7.

Table 8-7. SYTM Frequency Bands

| Band | SYTM Frequency <br> Range (GHz) |
| :---: | :---: |
| Band 0 | Not Used |
| Band 1 | 2.4 to 7.0 |
| Band 2 | 7.0 to 13.5 |
| Band 3 | 13.5 to 20.0 |

The scaling and offset DACs are also used to compensate for differences in SYTM sensitivities. The amount of scaling and offset is set by the frequency cal switches. At initial power on or INSTRUMENT PRESET, the status of the cal switches is read by the HP 8350 and stored in RAM. This information is then used along with frequency range (band) information to program the DACs. The -10 V reference from the A8 YO driver is a stable voltage source used as a reference for the offset DAC.

The delay compensation circuit produces signals to compensate for time delay in the SYTM response. The coils in the SYTM are used to set up a strong controlled magnetic field to control the RF bandpass frequency. Due to inductive reactance of the electromagnets, there is a delay between the applied voltage and resultant current flow through the coils. The delay compensation curcuit monitors the scaled tuning voltage, and from its amplitude and slope produces a signal added to the SYTM DRIVE V to compensate for swept bandpass frequency errors that would occur because of the response delays.

The +20 V tracking circuit monitors the +20 V supply, producing an output which follows this voltage. Since the current through the SYTM is referenced to this supply, this prevents power supply drift or noise from creating bandpass frequency errors.

The summing junction adds together the scaled tuning voltage, offset, delay compensation, +20 V tracking voltage, and offset compensation. The SYTM LO FM from the A5 FM driver (described below) is also added. The product is the SYTM DRIVE V, a signal proportional to the RF output frequency.

The remainder of the A7 circuits and the A9 components convert the SYTM DRIVE $V$ to a current to control the SYTM bandpass frequency. The final current drive transistor is controlled by the A7 assembly. The current through this transistor, and hence the SYTM, generates a proportional voltage across the chassis mounted reference resistor, which is monitored and compared to the SYTM DRIVE V. Any errors between the two are corrected in a closed loop, producing a current proportional to the SYTM DRIVE V. Compensation elements (Comp) correct for nonlinearities in the SYTM. If the SYTM is replaced, this section of circuitry requires changing.

The frequency cal switches set the SYTM's frequency end-point accuracy for tracking the YO frequency. These switches are set when the plug-in is calibrated, and are read by the HP 8350 during INSTRUMENT PRESET or power on. This information is used to program the scale and offset DACs.

## P/O A5 FM Driver

The A5 FM driver assembly splits the external FM signal, passed through the mainframe, into two frequency ranges (low frequency and high frequency). The low frequency modulation is added to the main coil tuning voltages for both the YO and SYTM; the high frequency modulation is routed to a separate coll inside the YO dedicated to high-frequency FM.

The external FM input is routed to the A5 FM driver assembly, where it splits into two paths. One path is low-pass filtered, removing high frequency components; the other path is high-pass filtered, removing low frequency components. The filters are matched in stop-band response, such that one picks up where the other leaves off. Two sensitivity select circuits determine the FM sensitivity (RF output deviation of -20 or $-6 \mathrm{MHz} /$ volt) and select either crossover or direct coupling. The low frequency path is further divided into two paths, one for driving the YIG oscillator and the other for the SYTM. Since, for bands 2 and 3, the RF output is actually a harmonic of the YO frequency, the FM sensitivity of the YO (in relation to changes in the RF output frequency) varies between bands. Also, if the rear panel AUX OUTPUT (YO fundamental frequency) is used for phaselocking, the FM sensitivity for the SYTM varies between bands. Thus, variable gain amplifiers (controlled by band select logic) scale the FM driver outputs according to the band of operation and phaselock source (as selected by the A3S1 configuration switch).

The YO LO FM is eventually added to the YO DRIVE V, and modulates the YO output frequency through its main coils. The SYTM LO FM is added to the SYTM DRIVE V, and modulates the SYTM bandpass frequency through its main coils. Thus, for low frequency modulation, both the YO and SYTM track each other in frequency.

The YO and SYTM main coils cannot respond to fast deviations due to inductive and magnetic delays. Therefore, the YO contains a separate, small, but higher frequency response "FM coil". The HI FREQ FM is sent to this coil, allowing limited high-frequency modulation. Since this modulation is limited, and does not extend beyond the bandwidth of the SYTM, no high-frequency modulation is required for the SYTM.

## ALC/POWER CONTROL

The A4 ALC assembly, and parts of the A5 FM driver assembly, are responsible for power level control. Power leveling is accomplished by detecting the output RF power level, comparing it to a fixed reference voltage, and adjusting RF modulators to correct for power errors. This results in constant RF power level across the entire sweep The absolute RF power is digitally controlled, and can be set between +10 and -5 dBm . (Instruments with Option 002 use an RF step attenuator to achieve power control down to -75 dBm . However, this is not part of the leveling loop.) The power sweep and power slope functions are obtained by adding a scaled voltage ramp offset to the reference power level

## A4 ALC Assembly

The A4 ALC assembly receives its inputs from the various detectors, and selects one of them for leveling. The sources include DC1 directional detector (band 0), CR1 detector (bands 1 through 3), the EXTERNAL INPUT (external negative detector), and a fourth position which inverts the polarity of the external input (power meter detection). The selected detector voltage is proportional to the peak RF amplitude. The input sample and hold stores the detected level during pulse modulation. This prevents subsequent circuits from saturating when the RF power goes low during blanking or pulse modulation. The logger amplifier produces a voltage proportional to the log of peak RF amplitude, and essentially represents the RF power level in dB.

The reference, or desired, power level is established digitally by a 12-bit DAC, scaling the - 10 V REF from the A8 assembly. This establishes a voltage proportional to the desired output level in dBm. The EXT AM signal from the HP 8350 sweep oscillator, and the PWR/SWP COMP signal from the A5 FM driver assembly (described below), are summed in to produce PWR REF, a voltage proportional to the desired RF output power.

The second summing junction adds the EXT CAL input from the front panel. This offset voltage is used to calibrate absolute power when external leveling is used. The final product of the power reference chain is a reference voltage representing the desired RF output amplitude.

The ultimate goal of the leveling loop is to make the actual RF power equal to the desired RF power. A third summing junction compares the voltages representing these two quantities, and yields a signal representing the error between actual and desired power. This error voltage is sampled and held during pulse modulation to prevent subsequent circuits from saturating. The held error signal is amplified, and the RF blanking signal added to switch off the RF power during bandswitch, retrace, and internal square wave modulation (from the HP 8350), without saturating any other components in the path. An additional circuit monitors the input to the modulator drivers, and lights a front panel unleveled LED if this voltage exceeds the normal range for leveled power.

## P/O A5 FM Driver

The A5 FM driver assembly includes circuits to produce the PWR/SWP COMP signal added to yield the PWR REF. The power sweep function is achieved by scaling the VSW sweep voltage with a DAC. By programming the appropriate scale factor, a voltage representing $\mathrm{dB} / \mathrm{GHz}$ or $\mathrm{dB} /$ Sweep is produced.

The ALC compensation is a "four breakpoint, adjustable slope network" which compensates for fixed frequency-dependent nonlinearities in the RF path, typically the couplers and detectors. Its input is FREQ TRK V, a voltage proportional to frequency. This signal drives an array of four transistors, and their outputs are summed together to yield the ALC compensation signal. The gain of each transistor, and the voltage at which they conduct, are adjustable. A ninth adjustment adds the FREQ TRK $V$ directly. In this way, a complicated compensation function, approximated by five straight lines, is produced. (An additional adjustment on the A4 assembly adds another compensation signal proportoonal to frequency for band 0 only.)

The power sweep DAC adds a ramp voltage to the power reference signal when the power sweep or power slope functions are activated. Its input, VSW, is a sweep ramp that essentially tracks the tuning voltage, but always runs from 0 to 10 VDC . A digitally programmable multiplying DAC scales this voltage according to the $\mathrm{dB} / \mathrm{SWP}$ or $\mathrm{dB} / \mathrm{GHz}$ value selected. (If these functions are disabled, the DAC is set to its minimum value.) This ramp is added to the ALC compensation signal described above, and added to the power reference signal on the A4 assembly.

## RF SECTION

The RF section includes the microcircuits and their bias boards that produce the actual RF output power. These components include A11 through A19, AT1, DC1, DC2, and CR1.

The A13 YIG oscillator is the fundamental frequency-controllable microwave source for the HP 83592A RF plug-in, ranging 2.4 to 7.0 GHz . The YO's frequency is determined by the current flowing through large electromagnetic coils inside, supplied by the A8 and A9 assemblies. Due to the response time limitations of the main coils, a smaller coll with a much faster response but limited range is used to modulate the output frequency when faster rates are needed.

The A16 modulator/splitter splits the YO output into two paths (one for band 0 and the other four bands 1 through 3), provides pulse modulation for all bands, provides amplitude control for leveling in bands 1 through 3, and couples part of the YO output to the rear panel AUX OUTPUT connector.

For bands 1 through 3, the fundamental YO output is amplified by the A14 power amplifier. The AT1 isolator provides 20 dB of isolation between the power amplifier and the A12 SYTM. The fundamental YO frequency from the isolator is applied to a SRD (step recovery dıode) in the SYTM. The SRD passes not only the fundamental frequency, but also generates an output that is rich in harmonics. The YIG tuned filter is a bandpass filter that is tuned to the desired RF output frequency by the A7 SYTM driver. Thus, the SYTM uses the YO fundamental frequency to generate an RF output corresponding to etther the YO fundamental frequency (band 1).

For band 0 , the $A 16$ modulator/splitter output ( 3.81 to 6.2 GHz ) to the A18 modulator/mixer is mixed with the fixed 3.8 GHz output of the A11 cavity oscillator, yielding the heterodyned band 0 output from 0.01 to 2.4 GHz . Power control and leveling is accomplished by modulating the 3.8 GHz input before the mixer, internal to the A18 modulator/mixer.

The A17 amplifier boosts the mixed-down low-power output from the A18 assembly. The amplifier also serves to remove unwanted high-frequency mixing products. The A17A1 amplifier bias assembly is connected directly to the microcircuit, has no adjustable or replaceable parts, and is not separately replaceable.

The DC1 directional detector uses a broadband resistive bridge to couple off a portion of the RF energy. This energy is rectified and filtered to provide a detected output for band 0 leveling.

The A15 DC return allows SYTM bias currents to pass to ground, while preventıng them from affecting other circuits.

For band 0 , the A12 SYTM provides a straight through path for the 0.01 to 2.4 GHz RF.
The DC2 directional coupler directs a portion of the RF energy to CR1 detector, producing a voltage proportional to the RF power level for leveling in bands 1 through 3. Although the low-frequency (band 0 ) output must pass through DC2, this coupler plays no part in band 0 leveling.

The RF output is finally directed to the front panel RF OUTPUT connector. On instruments with Option 004, different cabling takes the output to the rear panel connector. On instruments with Option 002, the A19 RF step attenuator is included, providing from 0 to 70 dB of attenuation in 10 dB steps. This attenuated output is then routed to the front panel connector (Option 002 only) or rear panel connector (Option 002 with Option 004).



## Troubleshooting the A1 Front Panel and A2 Front Panel Interface Assemblies

NOTE: The entire plug-in depends on the A3 digital interface assembly for control, address, and data signals. Before troubleshooting the A1/A2 assembly, verify proper functioning of A3. See Overall Troubleshooting for verification procedures.

NOTE: Troubleshooting information for both the A1 front panel and A2 front panel interface assemblies is combined. All reference designators refer to the A2 assembly unless otherwise noted.

## INTRODUCTION

Visually inspect the cabling inside the plug-in for damage or loose connections. Check that the large ribbon cable connections (W29, P1, and P2) are properly seated over the correct pins on Motherboard A10J2 and A3 digital interface A3J1. (On plug-ins with Opt 002 Attenuator, W29P2 may be difficult to see). Check that W3 ribbon cable connections are securely seated over A10J1 and A2J1.

Check power supplies to the front panel: +5 V at A10XA3, pins 6 and 7 . Then check continuity between these points and A10J1, pin 2.

## ERROR CODES

Error codes E050 and E051 indicate a communication problem between the front panel interface assembly and the HP 8350 microprocessor. Code implications and further troubleshooting hints are discussed later, under the subheading Keyboard.

## DIGITAL DISPLAY

The plug-in display can be directly commanded by the HP 8350 microprocessor using hex data write (see paragraph Operator-Initiated Tests for an explanation of hex data write). An effective test pattern can be input which toggles the states of adjacent segment lines. The pattern should detect shorted lines or defective flip-flops.

Press [CW]
[SHIFT] [0] [0] hex data mode
[2] [MHz] [0] [0] address location 2d00 (U6)
[M2]
[5][5] [.][.] [5][5] [.][.]
hex data write
hex bytes: 55 AA 55 AA

The pattern seen in the plug-in display should match that shown in Figure 8-9. If the patterns match, the plug-in display is working properly, and any failures are probably due to the mainframe or plug-in ROM.


Figure 8-9. Display Test Pattern
If any of the digits in the display window appear to be stuck, or if the above test fails, remove the front panel and check the 200 kHz SCAN CLK signal at U6, pin 3. If no signal is detected, trace the line back through U4B to the A3 digital interface assembly.

Then, check the DIG1 through DIG4 lines for sequential low pulses. These can be accessed at the back of A1/A2 interconnect A2P1, pins 3,5,7, and 9. If they are absent, trace the problem back to U6

The seven-segment lines, Ca through Cg , and Cdp , can be tested by programming the test pattern in Figure 8-9, then verifying activity at A2P1. Trace any problems back to U6.

To check for burned out display LEDs:

## Press [CW]

[SHIFT] [0] [0] hex data mode
[2] [MHz] [0] [0] address location 2 d 00 (U6)
[0][0] [0][0] [0][0] [0][0] hex bytes: 00000000

All segments, with decimal points, should light up.
Display problems may be due to A3 digital interface failures Check the LFP1 line at U6, pin 11, using hex data rotation write.

Press [CW]
[SHIFT] [0] [0] hex data mode
[2] [MHz] [0] [0] address location 2 d 00 (U6)
[M4] hex data rotation write

The data lines should also be checked in this mode. (Input and output patterns are illustrated in Figure 8-2.) Trace any problems back through A3.

## ANNUNCIATORS

Check for burned out LEDs by pressing and holding the [INSTR PRESET] key. All LEDs should light, except for units indicator ( $\mathrm{dBm}, \mathrm{dB} / \mathrm{GHz}$, and dB/Swp), and UNLEVELED annunciators.

Use hex data write as follows, to check annunciator control capability.

| Press $[\mathrm{CW}]$ |  |
| :--- | :--- |
| $[$ SHIFT $][0][0]$ | hex data mode |
| $[2][\mathrm{dBm}][0][0]$ | address location 2EOO (U7) |
| $[\mathrm{M2}]$ | hex data write |
| $[5][5]$ | hex data 55 |
| $[].[]$. | hex data AA |

Alternate between 55 and AA, and check that each addressed annunciator is lit for one case and out for the other (excluding the UNLEVELED annunciator). Plug-In annunciators are controlled by two locations. Repeat the procedure for address location 2E80 (U5).

If these tests fail, remove the front panel assembly to expose the A2 assembly. Use hex data rotation write as follows:

Press [SHIFT] [0] [0]
hex data mode
[2] [dBm] [0] [0] address location 2E00 (U7)
[M4]
hex data rotation write
Check the enable lines for activity. The data bus inputs and latched outputs should also be checked for the patterns illustrated in Figure 8-2. Units annunicators are buffered by inverters, and drive current through the LED to ground rather than sinking current from +5 V . The outputs of these buffers can be checked during hex data rotation write.

The UNLEVELED light is driven by pulse-stretching timer, U12A, which is disabled by U9A during retrace. Check that U9, pIn 3, is high during retrace (approximately +4 VDC ), and low during forward sweep. The UNLEVELED light should be lit when the available power is insufficient for leveling to the desired reference level (typically several dB beyond specified maximum leveled power).

If the UNLEVELED light is not functioning properly:

## Press [RF BLANK] (light on)

[RF] (light off)
In this mode, L UNLVL, J1-12, should be low during forward sweep, and high during retrace. Connect oscilloscope channel B to the HP 8350 SWEEP OUT, and select the A vs B mode to externally sweep the oscilloscope with the HP 8350 sweep output. Check the input (pin 6) and output (pin 5) of timer U12A. The output of U12 goes high for an initial low pulse at the TRIGGER input (T), and remains high for a period of approximately 50 milliseconds. Subsequent trigger pulses, occurring within the timing cycle, will not affect the output. However, if the TRIGGER input remains low for a longer duration than the timing cycle, the output will remain high for the duration of the TRIGGER signal. If no TRIGGER signal is present, check diodes CR6 and CR7, or trace the problem back to the A4 assembly.

## KEYBOARD

The keyboard matrix is scanned continuously by U6. This LSI (large-scale integration) device continously strobes the column lines, senses the row lines for depressed keys, eliminates contact bounce, stores the key code internally, and flags the HP 8350 to recover the key code. Troubleshooting is difficult because the device is so complicated, but it is worthwhile to check all signals to and from U6, probing directly on the pins of the chip, before replacing it.

Error codes E050 and E051 generally indicate U6-related problems:
E050 occurs when the microprocessor receives a flag (L PIFLG) from the plug-in (indicating a front panel key was pressed), but cannot recover the keycode (indicating that the key was NOT pressed). Check the FLAG output from A2U6 (accessible at A3P1-42). It should be TTL low, approximately 0 volts. Pressing a front panel pushbutton should result in a very rapid pulse. If the line appears to be locked high, replace A2U6. If it is good, check inverter A3U10F (accessible at A3J1-39) to see if it is locked low.

E051 occurs when the key code received by the microprocessor cannot be decoded. This indicates a failure in A2U6 or a bad row sense line. If the row sense lines are good, troubleshoot the keyboard matrix with a continuity checker.

To troubleshoot the plug-in keyboard matrix, initiate the key code test. Press [SHIFT] [0] [4]. Thereafter, when pressing any plug-in front panel key, the appropriate hexadecimal key code should appear in the mainframe FREQUENCY/TIME display window. The key codes are given in Table 8-8.

Table 8-8. Plug-In Key Codes

| Key | Code | Column | Row |
| :--- | :---: | :---: | :---: |
| POWER SWEEP | $9 b$ | 0 | 0 |
| POWER LEVEL | $9 A$ | 0 | 1 |
| SLOPE | 99 | 0 | 2 |
| RF | 98 | 0 | 3 |
| CW FILTER | 92 | 1 | 1 |
| NOT USED | 91 | 1 | 2 |
| NOT USED | 90 | 1 | 3 |
| NOT USED | $8 b$ | 2 | 0 |
| NOT USED | $8 A$ | 2 | 1 |
| NOT USED | 89 | 2 | 2 |
| NOT USED | 88 | 2 | 3 |
| INT | 82 | 3 | 1 |
| EXT | 81 | 3 | 2 |
| MTR | 80 | 3 | 3 |

If depressing a key results in the wrong keycode being displayed, read the associated column and row lines. Troubleshoot with a continuity checker. If the matrix lines are good, suspect A2U6.

No keycode is defined for Row 0 at Column 1 or Column 3 A problem in this area of the matrix may result in Error Code E051.

If this test indicates further troubleshooting, remove the front panel to make A2 accessible while connections between the front panel, plug-in, and mainframe are still intact.

If the numerical display is blank, check power supplies on A2.
Check U6, pin 3, for the 200 kHz SCAN CLK signal. If it is missing, trace the problem back through U4B to the A3 digital interface assembly.

Initiate hex data rotation write and check the L FP2 line for activity:

| Press [SHIFT] [0] [0] | hex data mode |
| :---: | :--- |
| $[2][\mathrm{MHz}][0][0]$ | address location 2d00 (U6) |
| $[\mathrm{M} 4]$ | hex data rotation write |

The data line inputs should also be checked in this mode. The pattern should match that shown in Figure 8-2.

Check the COLO through COL3 lines for sequential low pulses, as shown in Figure 8-10.
If the patterns are absent, but the 200 kHz clock is present, the problem is probably U6. Ensure that problems in U4B or the A1 assembly are not tieing the lines down.

If the column strobes are present, probe both the column and row corresponding to the key in question at U6. Observe the traces while pushing the button. The two lines should track each other. If they track, but the microprocessor can't read the codes from U6, and the data bus is good, the problem is probably in U6.

If row and column do not track, separate the A1 and A2 assemblies and troubleshoot the keyboard matrix with a continuity tester.

COLO U6, PIN 35 DIG4 J2, PIN 9


Figure 8-10. Column Strobing

## ROTARY PULSE GENERATOR (RPG)

The RPG is a means of converting rotational information into digital signals which can be read by the microprocessor. The hardware components needed to decode the plug-in RPG (counter and sign latch) are located on the HP 8350 A2 front panel interface assembly. Some failures which appear to be in the plug-in RPG, (e.g., "run-away" POWER display or a locked-up sign) are likely to be caused by failures in the HP 8350.

If the plug-in RPG appears to be dead, remove the bottom cover of the HP 8350 and probe A10J1, pins 34 and 36. Check for the waveforms shown in Figure 8-11, while slowly rotating the RPG. If the signals are present, trace the PIRPGA and PIRPGB lines through the HP 8350 to the mainframe A2 assembly. Refer to HP 8350 A2 service information for more details.

If the signals are absent in the plug-in, check for the +5 V at A10J1, pin 2. Then remove the front panel and check for +5 VR directly at the point where the RPG leads are soldered to the A1 front panel assembly. Then probe the two RPG output leads for the waveforms in Figure 8-11. If they are absent, check that the output leads are not shorted to ground. If not, replace the RPG


Figure 8-11. RPG Pulse Train

## ANALOG CIRCUITRY

Analog circuitry on the A2 front panel interface processes the SYTM DRIVE $V$ signal to produce the $1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ rear panel output and FREQ TRK V , used in the ALC loop.

Check that the SYTM DRIVE V signal is present at TP1. It should resemble the waveform shown in Figure 8-12. If it doesn't, trace the problem back to the A7 SYTM driver assembly

If it is present, check TP3 for the waveform shown in Figure 8-13. If it is present on the A2 assembly, but FREQ TRK V is missing on the A4 and A5 boards, probe the emitter of Q3 for the same waveform offset by approximately 0.6 VDC .


Figure 8-12. SYTM Drive V (A2TP1)

1V/DIV


Figure 8-13. Frequency Voltage (A2TP3)

Analog switches U9B, U9C, and U9D are controlled by latch U8. These switches apply an offset to FREQ TRK V in band 0 only, and turn off FREQ TRK V when external leveling. These can be exercised by using a hex data write command.

Press [CW]
[SHIFT] [0] [0]
[2] [BKSP] [0] [0]
[M2]
[BKSP] [BKSP]
hex data mode address location 2F00 (U8)
hex data write
hex byte FF
Note that these switches are not identical. U9B is open for logic 0 , while U9C and U9D are closed.
The $1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ amplifier adds one more stage of gain and offset to FREQ TRK V, producing a scaled tuning ramp to follow the RF output frequency at exactly 0.5 VDC per GHz or 1 VDC per GHz depending on the switch position of A2S1. Check the rear panel $1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ BNC output jack for a ramp. Be sure that A2S1 is in the open position. If it is absent, check TP2 for the waveform shown in Figure 8-14. If there is no signal at TP2 but there is a ramp at TP3, the problem is in U1A. Return A2S1 to its original configuration.


Figure 8-14. 1V/GHz Output Waveform

## RF POWER CONTROL LATCH

U8 stores commands for the RF step attenuator (Option 002 only) and the RF ON line, which supplies -10 V bias for components in the RF path. It also controls analog switches used for the signals mentioned above.

Hex data rotation write can be used to verify the outputs of U8.

## CAUTION

In Option 002 plug-ins, disconnect the attenuator cable at A2J3 before hex data rotation write. The bit pattern shifts too fast to actuate the attenuator properly, and may damage it.

Initiate the check as follows:

```
Press [SHIFT] [0] [0] hex data mode
    [2] [BKSP] [0] [0]
    [M4]
address location 2FOO (U8)
hex data rotation write
```

Check L FP5 line for activity. Check data lines for patterns illustrated in Figure 8-2.
To check the RF ON relay, K1, make the same key entries as above, except enter [M2] for hex data write. Then alternate between data inputs: [0] [0] and [BKSP] [BKSP] (FF). The RF ON line should toggle from 0 VDC to -10 VDC. If there is no change, check U8, pin 5 , for high and low levels. If the output is locked high, check the protection diode, CR3, before replacing U8. However, if CR3 is open, U8 may be damaged by actuating the relay. If the output at pin 5 is locked low, replace U8. If U8 pin 5 changes levels properly, replace relay K1.

## MISCELLANEOUS

The FREQ CAL and EXT/MTR ALC CAL offsets are generated by A1 potentiometers, with the wipers running between +10 VDC and -10 VDC . If the signals are absent, check for the +10 V and -10 V supplies. If the offset voltages still cannot be produced, replace the defective potentiometer, R3 or R4.

# A1 Front Panel and A2 Front Panel Interface, Circuit Description 

## GENERAL

The A1 front panel and A2 front panel interface assemblies provide communication between the instrument and the user. Keyboard and RPG commands are transmitted to the HP 8350 microprocessor for appropriate action. The numerical power level and plug-in status information is displayed on front panel LEDs. External ALC power calibration and frequency calibration inputs are passed through the front panel to the plug-in. Also, the programmable step attenuator controls and the $1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ outputs are processed on the A 2 assembly.

## KEYBOARD

## Push Button Switch Matrix A1, Block J Keyboard/Display Interface A2, Block A

The push button keyboard is arranged in a column-row matrix. The column lines are sequentially strobed, while the row lines are simultaneously sensed to determine when a key is depressed. The matrix scanning and sensing, along with the debouncing functions, are performed by U6, the keyboard/display interface. U6 is a large-scale integrated device capable of monitoring the keyboard without continual attention from the HP 8350 microprocessor. When a key is depressed, U6 eliminates contact bounce, encodes and stores the column/row information in an internal register, and sets the FLAG line. When the microprocessor detects the flag, the keyboard codes are read from U6 and processed.

## POWER DISPLAY

## Power Display A1, Block K

 Keyboard/Display Interface A2, Block A Power Display Driver A2, Block DThe numerical power display is a four-digit, seven-segment LED configuration. Only one digit is enabled at any one time by the DIGn lines. These lines are continuously scanned by the buffered keyboard column lines from U6, providing a flicker-free display. The seven-segment and decimal point information corresponding to the enable digtt is provided by buffered lines from U6. When the display is updated, data is sequentially written into U 6 from the microprocessor and stored internally. U6 is then responsible for scanning the display without requiring constant attention from the HP 8350.

## UNLEVELED ANNUNCIATOR DRIVER

## LED Annunciators A1, Block H Unleveled Annunciator Driver A2, Block F

U12B is one half of a dual timer serving as a triggered monostable, or one-shot When the unleveled condition is detected, the trigger line pulses low. The monostable then goes high for a 50 millisecond period beginning at the trigger's falling edge. This ensures that the LED will stay lit long enough to be visible when triggered by a very narrow pulse. When L BP2 (Low = Blanking Pulse) is low and U9A is open, the trigger input is held high by CR6 so that the monostable cannot be triggered during retrace.

## LED ANNUNCIATOR LATCH

## LED Annunciators A1, Block H LED Annunciator Latch A2, Block B

Octal latches U7 and U5 control the various front panel and push button LED annunciators. When clocked by the FP3 or FP4 line from the A3 digital interface assembly, the latches store a byte of data from the data bus, and light the LEDs determined by the bit pattern (Low=ON).

## RF POWER CONTROL LATCH A2, Block C

U8 is an octal latch which stores six of eight data bits when clocked by the FP5 line from A3. These data lines control the programmable step attenuator (Option 002), RF on/off relay, and $1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ circuitry. The step attenuator has 10,20 , and 40 dB pads internally, combining to provide up to 70 dB of attenuation in 10 dB steps. BDO, BD1, and BD2 are the data signals for U10. An extra inverting stage is provided by U 13 so that the same data signals can be used to create the enable (ENn) and disable (DISn) signals. The attentuator is a latching relay type, so that current is drawn only during switching. When the plug-in RF OFF is selected, relay K1 opens and shuts down the RF path. When K1 is open, bias is removed from the low band RF amplifier (to increase on/off ratio), and the YIG oscillator and the RF is shut off CR3 protects U8 from high transient voltages when K1 turns off.

## 1V/0.5V/GHz

## Frequency Tracking Amplifier A2, Block E 1V/0.5V/GHz Amplifier A2, Block G

U1B scales and offsets the SYTM tuning voltage for the $1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ circuit, providing a 0 to 6 volt ramp proportional to frequency. Switch U9D introduces an additional offset in the low frequency band only, since the RF output frequency is mixed down from a higher YO frequency. When internal leveling is used, U9C passes this voltage through Q3 to the A4 ALC and A5 FM driver assemblies where it is used to compensate for frequency-dependent nonlinearities in various elements of the leveling loop When external leveling is selected, U9B turns off Q3 to disable the compensation circuitry.

U1A further offsets and scales this voltage to provide either $0.5 \mathrm{~V} / \mathrm{GHz}$ or $1 \mathrm{~V} / \mathrm{GHz}$. When A2S1 is closed 0.5 V per GHz frequency reference output is selected. U1A is now scaled to provide $0.5 \mathrm{~V} / \mathrm{GHz}$ up to 20.0 GHz . When A2S1 is open 1 V per GHz is selected up to 19 GHz . At this frequency U1A approaches the limit of its power supplies (current source Q2 increases this upper limit beyond the level U1A alone can produce). The output is scaled regardless of the band chosen.

## RPG (Rotary Pulse Generator) A1, Block I External Leveled Power Calibration Control A1, Block M Frequency Calibration Control A1, Block L

The RPG provides control as selected by the keys below it (POWER SWEEP, POWER LEVEL, PEAK, SLOPE), and encodes rotation into digital form for the microprocessor to use, providıng a digitallycompatible control with an analog "feel". The two RPG lines pass directly to the HP 8350's A2 front panel interface assembly, passing through both plug-in and mainframe motherboards. CAL adjustment introduces an offset to the leveling loop to match absolute RF power output to external leveling devices. The FREQ CAL adjustment is used to calibrate the RF frequency for band 0 ( .01 to 2.4 GHz ). This is accomplished by adding an offset to the A6 YO driver assembly when operating in band 0 . This adjustment compensates for possible frequency changes in the A11 cavity oscillator, and provides improved frequency accuracy when operating at low frequencies (i.e. 10 MHz ).

Table 8-9. A2J1 and A2P1 Pin-Outs

| $\frac{\text { A2J1 }}{\text { PIN }}$ | **A2J1 and A10J1 are pin-for-pin compatible, therefore, signal source and/or destination (TO/FROM) points disregard the A10J1 connection. |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { LFP5 } \\ & +5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-30 } \\ & \text { A3P1-6.7 } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & 0 \\ & \hline \end{aligned}$ |
| $3$ | $\begin{aligned} & \hline \text { BD1 } \\ & \text { UNL LMP EN } \end{aligned}$ | $\begin{aligned} & \mathrm{I} / 0 \\ & \mathrm{IN} \end{aligned}$ | $\begin{gathered} \text { A3P1-9 } \\ \text { A6P1-16 } \end{gathered}$ | $\begin{gathered} \mathrm{ABC} \\ \mathrm{~F} \end{gathered}$ |
| $\begin{gathered} \hline 5 \\ 6 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { BDO } \\ & \text { LFP4 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 \mathrm{~N} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-31 } \\ & \text { A3P1-26 } \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{ABC} \\ \mathrm{~B} \\ \hline \end{gathered}$ |
| $\begin{gathered} \hline 7 \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{BD2} 2 \\ \text { GND DIG } \end{gathered}$ | I/0 | A3P1-32 | $\begin{gathered} \hline \mathrm{ABC} \\ 0 \\ \hline \end{gathered}$ |
| $\begin{aligned} & \hline 9 \\ & 10 \\ & \hline \end{aligned}$ | BD3 | 1/0 | $\begin{gathered} \text { A3P1-10 } \\ \text { NOT USED } \end{gathered}$ | ABC |
| $\begin{gathered} \hline 11 \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \text { BAO } \\ \text { L UNLVL } \end{gathered}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-33 } \\ & \text { A4P1-2 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~F} \\ & \hline \end{aligned}$ |
| $\begin{gathered} 13 \\ 14 \\ \hline \end{gathered}$ | BD5 | I/0 | A3P1-13 NOT USED | ABC |
| $\begin{gathered} \hline 15 \\ 16 \end{gathered}$ | BD4 | I/0 | A3P1-35 NOT USED | ABC |
| $\begin{gathered} \hline 17 \\ 18 \\ \hline \end{gathered}$ | BD7 | I/0 | $\begin{gathered} \text { A3P1-14 } \\ \text { NOT USED } \\ \hline \end{gathered}$ | ABC |
| $\begin{gathered} 19 \\ 20 \end{gathered}$ | BD6 | I/0 | $\begin{aligned} & \text { A3P1-36 } \\ & \text { NOT USED } \end{aligned}$ | ABC |
| $\begin{gathered} 21 \\ 22 \\ \hline \end{gathered}$ | LFP1 | IN | A3P1-15 NOT USED | A |
| $\begin{gathered} 23 \\ 24 \end{gathered}$ | LFP2 | 1 N | A3P1-37 NOT USED | A |
| $\begin{gathered} 25 \\ 26 \\ \hline \end{gathered}$ | LFP3 | IN | A3P1-16 NOT USED | B |
| $\begin{gathered} 27 \\ 28 \end{gathered}$ | SCAN CLK | IN | A3P1-38 NOT USED | A |
| $\begin{gathered} 29 \\ 30 \\ \hline \end{gathered}$ | PWON | IN | P2-25 NOT USED | ABC |
| $\begin{gathered} 31 \\ 32 \\ \hline \end{gathered}$ | FLAG | OUT | $\begin{gathered} \text { A3P1-42 } \\ \text { NOT USED } \end{gathered}$ | A |
| $\begin{gathered} 33 \\ 34 \\ \hline \end{gathered}$ | PIRPGB | OUT | $\begin{gathered} \hline \text { NOT USED } \\ \text { P2-61 } \end{gathered}$ |  |
| $\begin{gathered} 35 \\ 36 \\ \hline \end{gathered}$ | $\begin{gathered} \text { PIRPGA } \\ \text { FREQ TRK V } \end{gathered}$ | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \end{aligned}$ | $\begin{gathered} \text { P2-60 } \\ \text { A4P1-36, A5P1-24 } \\ \hline \end{gathered}$ | E |
| $\begin{gathered} 37 \\ 38 \\ \hline \end{gathered}$ | FREQ CAL LRF ON | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { A8P1-23 } \\ \text { A10, } 4-6, \text { A10J5-14 } \end{gathered}$ | C |
| $\begin{gathered} \hline 39 \\ 40 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SYTM DRIVE V } \\ -10 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{gathered} \hline \text { A7P1-23 } \\ \text { P1-13 } \end{gathered}$ | $\begin{aligned} & \hline E \\ & 0 \end{aligned}$ |
| $\begin{gathered} 41 \\ 42 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { EXT CAL } \\ & +20 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { OUT } \\ \text { IN } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { A4P1-24 } \\ \text { P1-7 } \\ \hline \end{gathered}$ | 0 |
| $\begin{gathered} 43 \\ 44 \end{gathered}$ |  |  | NOT USED NOT USED |  |
| $\begin{gathered} 45 \\ 46 \end{gathered}$ | $+10 \mathrm{~V}$ | IN | NOT USED P1-8 | 0 |
| $\begin{gathered} 47 \\ 48 \end{gathered}$ | GND ANLG |  | NOT USED | 0 |
| $\begin{gathered} 49 \\ 50 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{B} \text { VTUNE } \\ 1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz} \end{gathered}$ | $\begin{gathered} \text { IN } \\ \text { OUT } \end{gathered}$ | $\begin{gathered} \text { A6P1-42 } \\ \text { J4,A10J2-23 } \end{gathered}$ | $\begin{aligned} & \mathrm{E} \\ & \mathrm{G} \\ & \hline \end{aligned}$ |


| A2P1 | Table 8-9b. A2J1 and A2P1 Pin-Outs A2P1 to A1J1 INTERCONNECT JACK |  |  |  | AlS1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PIN | BLOCK | SIGNAL | TO/FROM | BLOCK | PIN |
| $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{Cb} \\ & \mathrm{Ca} \\ & \hline \end{aligned}$ | $\rightarrow$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ | $\begin{gathered} 1 \\ 2 \end{gathered}$ |
| $\begin{gathered} 3 \\ 4 \end{gathered}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | $\begin{gathered} \text { DIG1 } \\ \text { Cc } \end{gathered}$ | $\vec{\rightarrow}$ | $\begin{aligned} & \hline \mathrm{K} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ | $\begin{gathered} 3 \\ 4 \end{gathered}$ |
| $\begin{gathered} 5 \\ 6 \end{gathered}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { DIG2 } \\ & \text { COL2 } \end{aligned}$ | $\rightarrow$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~J} \end{aligned}$ | $\begin{gathered} \hline 5 \\ 6 \end{gathered}$ |
| $\begin{gathered} \hline 7 \\ 8 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | $\begin{gathered} \hline \text { DIG3 } \\ \text { Cd } \end{gathered}$ | $\rightarrow$ | $\begin{aligned} & \hline \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{gathered} \hline 7 \\ 8 \\ \hline \end{gathered}$ |
| $\begin{aligned} & \hline 9 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { DIG4 } \\ & \text { COL1 } \end{aligned}$ | $\rightarrow$ | $\begin{aligned} & k \\ & j \end{aligned}$ | $\begin{aligned} & 9 \\ & 10 \end{aligned}$ |
| $\begin{gathered} 11 \\ 12 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline A \\ & A \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { COLO } \\ & \text { COL } 3 \\ & \hline \end{aligned}$ | $\rightarrow$ | $\begin{aligned} & \mathrm{J} \\ & \mathrm{~J} \end{aligned}$ | $\begin{gathered} 11 \\ 12 \\ \hline \end{gathered}$ |
| $\begin{gathered} 13 \\ 14 \end{gathered}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | $\begin{gathered} \mathrm{Ce} \\ \mathrm{Cdp} \end{gathered}$ | $\vec{\rightarrow}$ | $\begin{aligned} & \hline \mathrm{K} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ | $\begin{gathered} 13 \\ 14 \end{gathered}$ |
| $\begin{gathered} 15 \\ 16 \end{gathered}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~A} \end{aligned}$ | $\begin{gathered} \mathrm{Cf} \\ \text { ROW2 } \end{gathered}$ | $\rightarrow$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~J} \end{aligned}$ | $\begin{gathered} \hline 15 \\ 16 \end{gathered}$ |
| $\begin{gathered} 17 \\ 18 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~A} \end{aligned}$ | $\begin{gathered} \mathrm{Cg}_{3} \\ \text { ROW } 3 \end{gathered}$ | $\rightarrow$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~J} \end{aligned}$ | $\begin{gathered} \hline 17 \\ 18 \end{gathered}$ |
| $\begin{gathered} 19 \\ 20 \end{gathered}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{array}{r} +5 \mathrm{~V} \\ \text { ROW0 } \end{array}$ | $\rightarrow$ | $\begin{aligned} & 0 \\ & \mathrm{~J} \end{aligned}$ | $\begin{gathered} 19 \\ 20 \\ \hline \end{gathered}$ |
| $\begin{gathered} \hline 21 \\ 22 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{N} \\ & \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { GND DIG } \\ \text { ROW1 } \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{F} \\ & \mathrm{~J} \end{aligned}$ | $\begin{gathered} 21 \\ 22 \\ \hline \end{gathered}$ |
| $\begin{gathered} 23 \\ 24 \\ \hline \end{gathered}$ |  | NOT USED NOT USED |  |  | $\begin{gathered} 23 \\ 24 \\ \hline \end{gathered}$ |
| $\begin{gathered} 25 \\ 26 \\ \hline \end{gathered}$ | B | $\begin{gathered} \text { db/SWP } \\ \text { NOT USED } \end{gathered}$ | $\rightarrow$ | H | $\begin{gathered} 25 \\ 26 \\ \hline \end{gathered}$ |
| $\begin{gathered} 27 \\ 28 \\ \hline \end{gathered}$ |  | FREQ CAL NOT USED | $\leftarrow$ | L | $\begin{gathered} 27 \\ 28 \end{gathered}$ |
| $\begin{gathered} 29 \\ 30 \\ \hline \end{gathered}$ | B | dBm NOT USED | $\rightarrow$ | H | $\begin{gathered} 29 \\ 30 \end{gathered}$ |
| $\begin{gathered} 31 \\ 32 \\ \hline \end{gathered}$ | N | $\begin{aligned} & \text { GND ANLG } \\ & \text { NOT USED } \\ & \hline \end{aligned}$ |  | 0 | $\begin{gathered} 31 \\ 32 \\ \hline \end{gathered}$ |
| $\begin{gathered} 33 \\ 34 \\ \hline \end{gathered}$ | B | $\begin{gathered} \text { dB/GHz } \\ \text { NOT USED } \end{gathered}$ | $\rightarrow$ | H | $\begin{gathered} 33 \\ 34 \\ \hline \end{gathered}$ |
| $\begin{gathered} 35 \\ 36 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{N} \\ & \mathrm{~B} \\ & \hline \end{aligned}$ | $\begin{gathered} +10 \mathrm{~V} \\ \text { POWER SWP } \end{gathered}$ | $\rightarrow$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{gathered} 35 \\ 36 \end{gathered}$ |
| $\begin{gathered} \hline 37 \\ 38 \\ \hline \end{gathered}$ | B | EXT CAL PWR SLOPE | $\leftarrow$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{gathered} 37 \\ 38 \\ \hline \end{gathered}$ |
| $\begin{gathered} 39 \\ 40 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{N} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & -10 \mathrm{~V} \\ & \text { CW FIL } \end{aligned}$ | $\rightarrow$ | $\begin{aligned} & \hline \mathrm{O} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{gathered} 39 \\ 40 \\ \hline \end{gathered}$ |
| $\begin{gathered} 41 \\ 42 \\ \hline \end{gathered}$ | B | $\begin{gathered} \text { PIRPGB } \\ \text { RF ON/OFF } \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & \hline \mathrm{I} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} 41 \\ 42 \\ \hline \end{gathered}$ |
| $\begin{gathered} 43 \\ 44 \\ \hline \end{gathered}$ |  | PIRPGA NOT USED | $\leftarrow$ | I | $\begin{gathered} \hline 43 \\ 44 \\ \hline \end{gathered}$ |
| $\begin{gathered} 45 \\ 46 \\ \hline \end{gathered}$ | B | NOT USED MTR ALC | $\rightarrow$ | H | $\begin{gathered} 45 \\ 46 \\ \hline \end{gathered}$ |
| $\begin{gathered} 47 \\ 48 \\ \hline \end{gathered}$ | B | NOT USED EXT ALC | $\rightarrow$ | H | $\begin{gathered} 47 \\ 48 \\ \hline \end{gathered}$ |
| $\begin{gathered} \hline 49 \\ 50 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline F \\ & B \\ & \hline \end{aligned}$ | $\begin{gathered} \text { UNLEVELED } \\ \text { INT ALC } \\ \hline \end{gathered}$ | $\rightarrow$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{gathered} 49 \\ 50 \\ \hline \end{gathered}$ |




Figure 8-16. Al Front Panel, Component Locations


Figure 8-17. A2 Front Panel Interface, Component Locatıons


## Troubleshooting the A3 Digital Interface Assembly

## INTRODUCTION

The A3 digital interface assembly is the principle exchange for digıtal data, address, and timing signals used throughout the RF plug-in. The ROM on the A3 assembly contains software (firmware) and constants used for plug-in interrupt routines. Major enable lines used on the front panel and throughout the plug-in are decoded on this assembly. Note that some digital control lines (e.g. the Stop-Sweep Request (LSSRQ) and RPG lines) do not pass through the digital interface assembly.

A failure in the A3 digital interface typically disables the entire RF plug-in, and causes large errors in frequency, amplitude, and control. The front panel displays will probably be inoperative, and front panel controls will not produce any effect.

The HP 8350 sweep oscillator may or may not be disabled by a plug-in failure. A simple test to determine whether the HP 8350 is at fault is to remove the plug-In and press [INSTR PRESET] on the HP 8350. If E001 is displayed, the HP 8350 is probably good. A different error code, especially E005, indicates problems in the HP 8350.

## GENERAL TROUBLESHOOTING

Visually inspect the plug-in for damage, frayed cables, and loose connectors. Check ribbon cable W29 between the plug-in interface and A3 assembly. Check the ribbon cable in the HP 8350 leading from its motherboard to the plug-in interface.

Check the +5 VB line at A3J1 pins 35,36 , or 38 , to make sure power is being supplied to the plug-in. The A3 assembly supplies +5 V to the rest of the plug-in; check A3P1 pins 6 or 7 for +5 VDC.

Check configuration switch A3S1 and make sure that it corresponds to the model, options, and userconfigurations as shown in Table 8-10.

The A3 digital interface assembly is made accessible for service with the following procedure:

1. Remove the RF plug-in from the HP 8350.
2. Disconnect W29P1 from A3J1, and remove the A3 assembly from the plug-in.
3. Replace the plug-in in the HP 8350.
4. Remove the top cover of the HP 8350.
5. Insert a 44-pin extender assembly into A10XA3.
6. Install the A3 assembly on the extender assembly, and reconnect W29P1.

Table 8-10. Configuration Switch on the A3 Digital Interface Assembly

## Description

Plug-in: HP 83592A
Normal Sweep
Sequential Sweep Only
*No RF Power at Power-Up
Maximum RF Power at Power-Up
$-6 \mathrm{MHz} / \mathrm{V}$ FM Sensitivity
$-20 \mathrm{MHz} / \mathrm{V}$ FM Sensitivity
Direct-Coupled FM Modulation ( $-20 \mathrm{MHz} / \mathrm{V}$ )
Cross-Over Coupled FM Modulation
Step Attenuator Option
No Step Attenuator Option
AUX OUT Phase Lock
RF OUTPUT Phase Lock

| Switch Number |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| $x$ | x | x | $\times$ | x | x | x | x |
| 0 | X | $x$ | $x$ | x | $x$ | $x$ | $x$ |
| 1 | x | X | x | X | X | x | $x$ |
| x | X | x | 1 | x | x | x | $x$ |
| $\times$ | x | x | 0 | X | x | x | x |
| X | x | x | $x$ | 1 | $x$ | $x$ | $x$ |
| x | x | x | X | 0 | x | X | X |
| $\times$ | x | x | x | $x$ | 1 | x | x |
| $x$ | x | x | x | X | 0 | x | X |
| $x$ | $x$ | x | $x$ | x | x | 1 | x |
| x | x | X | x | x | x | 0 | X |
| $x$ | $x$ | $x$ | x | $x$ | x | x | 1 |
| x | x | x | x | x | x | x | 0 |

NOTE
$1=$ Switch Open $=$ High
$0=$ Switch Closed = Low (Ground)
$x=$ Don't Care
"With the configuration switch set for an Instrument Preset condition of "RF Power OFF", bias is removed from A13 YIG oscillator in addition, the HP 8350 microprocessor issues a blanking pulse to the plug-in L RFB (Low = RF blank) biases the modulator on hard, closing off the RF signal path. When RF power is manually turned on, via the front panel pushbutton, LRFB remains low for a short period to allow the RF microcircuit components to reach full capacity before releasing the ALC amplifier. This prevents the ALC loop from correcting for a large error voltage at initial power up, thus preventing overshoot.

## RF PLUG-IN SELF TEST

Major portions of the A3 digital interface assembly and the instrument bus connecting it to the HP 8350 are tested by the self test routine performed at INSTRUMENT PRESET or power-on.

The plug-in ROM is tested by reading a test pattern out of ROM, then performing a "checksum" on the entire range of ROM. If the test passes, this ensures that the data bus, address bus, and major timing lines to the A3 assembly, as well as the ROM address decoding and ROM itself, are good. If the test fails, error code E001 appears, indicating a fault in these components or the instrument bus.

Other error codes (between E050 to E099) indicate specific problems in the plug-in. These can occur either at INSTRUMENT PRESET or power-on, or during normal operation, and are discussed in greater detail below.

The LIRD, FLAG, and PIIRQ lines are not tested by the routine, nor are the internal data (BDO - BD7) and address (BAO - BA3) busses.

An error code indicates a failure in specific components. If the self test passes, these components are very probably working correctly Hence, the troubleshooting information below is broken into three sections:

Error Code E001 "Plug-in Failure"
Other Error Codes
No Error Code Displayed
Refer to the appropriate section indicated by the self test results.

## ERROR CODE E001

Error code E001 indicates a failure in one or more of the following areas:
Connections between HP 8350/plug-in interface and instrument bus
HP 8350/plug-in interface
Connections between HP 8350/plug-in interface and A3 assembly
Plug-in buffers
ROM Address Decoding
ROM
The instrument bus internal to the HP 8350 is checked during self test and will produce error E005 on failure. However, branches from the instrument bus leading to the plug-in are not tested.

In the HP 8350, check cables beween the motherboard and the HP 8350 chassis connectors J2 and J3 leading to the plug-in for damage or loose connections. Likewise, in the RF plug-in, check the cabling between chassis P1 and P2 and the A10 motherboard or A3 digital interface. Next, check the individual pins and sockets of the HP 8350/plug-in interface connectors for bent or missing pins. Make sure that the A3 assembly is firmly seated into its motherboard socket, and that ribbon cable connections are making good contact.

Perform the hex data read:

```
Press [SHIFT] [0] [0] hex data mode
    [4] [0] [0] [0]
    [M3]
                                    address location 4000
hex data read
```

The HP 8350 FREQUENCY/TIME display should indicate 55 ; increment the address to 4001 by pressing [ - ], the FREQUENCY/TIME display should indicate AA. If these numbers are read, the data lines and the 4000 H ROM enable line are functional.

If these tests do not execute, run the hex data rotate write:

| Press [SHIFT] [0] [0] | hex data mode |
| :---: | :--- |
| $[4][0][0][0]$ | address location 4000 |
| $[\mathrm{M4}]$ | hex data rotation write |

Check the 4000 H line to $\mathrm{U1}$ for activity, and troubleshoot the address decoding circuitry if there is none. Repeat the above key sequence substituting address location [5] [0] [0] [0]. Check the 5000H line to U2 for activity.

The address lines can be checked by using the hex data write feature of the HP 8350. Alternate ones and zeros are written on the address lines when writing to address location 5555 H or 2AAAH. By performing a hex data write to each address location, all thirteen address lines are pulsed high and low.

On the HP 8350:

$$
\begin{array}{cl}
\text { Press }[\text { SHIFT }][0][0] & \text { hex data mode } \\
{[5][5][5][5]} & \text { address location } 5555 \\
{[M 4]} & \text { hex data rotation write }
\end{array}
$$

Check that all even address lines (AO, A2,.. A12) are pulsed high, and all odd address lines (A1, A3,...A11) are low.

On the HP 8350:
Press [SHIFT] [0] [0] hex data mode
[2] [.] [.] [.]
address location 2AAA
[M4]
hex data rotation write
Check that all odd address lines are pulsed high and all even address lines are low.

## OTHER ERROR CODES

Error codes E052 and E053 indicate a failure on the A3 digital interface assembly. These codes, along with troubleshooting hints related to that error, are listed below.

## Error Code E052

Error code E052 indicates a failure in triple programmable tımer U5 or the 200 kHz clock. First check the 200 kHz clock. The SCAN CLK line is accessible at U3 pin 3, at the top of the A3 assembly, so it is not necessary to remove the A3 assembly to test it. The output frequency should be approximately 200 kHz . The pulse train is NOT symmetrical, and has TTL levels. If no clock signal is found, suspect U3.

If the SCAN CLK is present, yet E052 occurs, then the failure is probably with U5. Press [SHIFT] [5] [5], and check the LWR and LRD lines for the waveforms shown in Figure 8-19. If either control line is inactive, troubleshoot the address decoder U9. If the control lines are working, check the CTR 0 and C「TR 1 waveforms as shown in Figure 8-19. If they are incorrect, replace U5.

## Error Code E053

E053 generally indicates a failure in the PIA, U4. However, the problem might be in the output stages of U5. Enter [SHIFT] [5] [5], and check CTR 0 and CTR 1 waveforms as shown in Figure 8-19. If they are correct, U5 is functional. Next, check the L PIAE line as shown in Figure 8-19, and make sure the $L$ WRITE line shows activity. If not, troubleshoot the appropriate address decoding circuitry or buffer. Then, check LPIIRQ for the squarewave shown in Figure 8-19. If it is inactive, replace U4.


Figure 8-19. Interval Timer Self Test Timing Diagram

## NO ERROR CODE

If no error code occurs and the HP 8350 displays show the correct start and stop frequencies of the plug-in, the plug-in self test passed successfully. This verifies the instrument bus to the plug-in, data and address busses on the A3 digital interface assembly, and plug-in ROM. Any plug-in failures which are traced back to the A3 assembly are due to failures in one or more of the following areas:

## Address Decoding

Plug-in Buffers
Interrupt Control/Configuration Switch

## Miscellaneous Control Lines

If problems occur only when performing a multiband sweep, suspect the programmable timer, U5. If the HP 8350 displays show the wrong frequencies, first check configuration switch S1 against Table 8-11, and then troubleshoot the PIA, U4.

## ADDRESS DECODER

The primary address decoding for the plug-in occurs on the A3 assembly. The enable lines are then passed on to the rest of the instrument The major address decoder test can be utilized to check all these lines.

## Press [SHIFT] [5] [3]

Then check the outputs of U6B, U6C, U7B, U9, and U13 for the signals shown in Figure 8-20. The address lines have been verified by the self test. Therefore, if the L PIAE or ROM enable lines are faulty, troubleshoot the discrete address decoding logic involving U6, U7, U8, and U10, and replace the defective component. If other pulses are missing or displaced, replace the appropriate decoder, U9 or U13.


Figure 8-20. Major Address Decoder Timing Diagram

## PLUG-IN INTERFACE

U14 and U17 buffer the address and data lines for use throughout the plug-in. The address and data busses on the A3 assembly have been verified by the INSTRUMENT PRESET self test. Therefore, if address or data is not being passed to another assembly, the fault lies with U14, U17, U6A, or a motherboard connection.

The address lines can be exercised by performing the minor address decoder test. On the HP 8350:
Press [SHIFT] [5] [4] minor address decoder test
Verify activity on each of the buffered address lines (BAO through BA3).
Data lines can be verified by performing a hex data rotation write to any address location between 2 COOH and 2 FFFH .

Press [CW]
[SHIFT] [0] [0] hex data mode [2] [GHz] [0] [0] address location 2 COO
[M4]
hex data rotation write
Check for activity on each of the buffered data lines (BDO through BD7), and check for shorts between lines.

## INTERRUPT TIMER/PIA

The PIA is responsible for two functions:
Reading the configuration switch
Routing the interrupts from the triple timer
NOTE: Before changing the configuration switch settings, write down the switch positions and and return the switches to their original settings after troubleshooting.

The PIA's read capability can be checked.
Press [CW]

| $[$ SHIFT $][0][0]$ | hex data mode |
| :--- | :--- |
| $[2][9][0][0]$ | address location 2900 |
| $[$ M3] | hex data read |

Watch the display change as the configuration switch is toggled.
The triple timer and PIA's interrupt masking capability are tested using a special routine at [INSTR PRESET] or power-on. Error codes E052 or E053 are displayed if a fallure is detected. If these error codes are found, or if either U4 or U5 are suspect for other reasons, a special test pattern can be accessed.

Press [SHIFT] [5] [5]
interrupt control test
The waveforms shown in Figure 8-19 should be observed. Refer to paragraph, Other Error Codes for details on these errors codes and the [SHIFT] [5] [5] operator-initiated self test.

## A3 Digital Interface, Circuit Description

## GENERAL

The A3 digital interface assembly receives digital address, data, and control signals from the HP 8350 sweep oscillator. These signals are processed and then routed to the rest of the RF plug-in. The ROM (read only memory) contains software dedicated to the RF plug-in. The interrupt control circuit provides timing signals (which are controlled by the HP 8350 A3 microprocessor) during band-switching and at the beginning and end of each sweep. The A3 digital interface also provides data and timing information for the A2 front panel interface and A1 front panel assemblies, as well as data, address and control signals for the rest of the RF plug-in.

## SWEEP OSCILLATOR INTERFACE, BLOCK A

The digital data, address, and control signals from the HP 8350 sweep oscillator pass through the RF plug-in interconnect and ribbon cable to J1 on the A3 digital interface assembly. They are buffered and inverted by Schmitt trigger inverters before passing on to the rest of the RF plug-in. 100 -ohm resistors in series with each line are included to reduce ringing on the instrument bus. U7A and U7D enable the bi-directional data buffer when either the plug-In ROM (LB PIROME) or the plug-in itself (LB I/OE2) is enabled. Blanking pulse L BP2 passes directly through A3 and is not buffered. It is used on the A2 front panel interface for blanking the UNLEVELED light during retrace. Lastly, U10F receives the FLAG from the A2 front panel interface and passes it back to the sweep oscillator.

## ADDRESS DECODER, BLOCK B

The address decoder decodes the address and control lines to provide control signals throughout the RF plug-in. Table 8-11 shows the decoded address lines and where they are used in the RF plug-in.

Table 8-11. Digital Interface Address Decoding

| Mnemonic | Address | Address Decoder Components | Components Addressed | Read or Write | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L WR | $\begin{aligned} & 2800 \mathrm{H} \text { to } \\ & 287 \mathrm{FH} \end{aligned}$ | U9 | A3U5 | Write | Write data to programmable interval tımer |
| L RD | $\begin{aligned} & 2880 \mathrm{H} \text { to } \\ & 28 \mathrm{FFH} \end{aligned}$ | U9 | A3U5 | Read | Read data from programmable interval tımer |
| L PIAE | $\begin{aligned} & 2900 \mathrm{H} \text { to } \\ & 29 \mathrm{FFH} \end{aligned}$ | U7B, U7C. U8A, U10D | A3U4 | RD/WR | Enable peripheral interface adapter. (Also addressed 2 BOOH to 2 BFF .) |
| L INST1 | $\begin{aligned} & 2 \mathrm{COOH} \text { to } \\ & 2 \mathrm{C} 7 \mathrm{FH} \end{aligned}$ | U10D, U13 | A4, A5, A6 | Write | Write control for A4 ALC, A5 FM driver, and A6 sweep control |
| L INST2 | $\begin{aligned} & 2 \mathrm{C} 80 \mathrm{H} \text { to } \\ & 2 \mathrm{CFFH} \end{aligned}$ | U100, U13 | A7, A8 | RD/WR | Write to A7 SYTM <br> driver <br> and A8 YO driver. <br> Control and read offiset and gain switches. |
| L. FP1 | $\begin{aligned} & 2 \mathrm{DOOH} \text { to } \\ & 2 \mathrm{D} 7 \mathrm{FH} \end{aligned}$ | U10D, U13 | A2 | Write | Write to front panel displays. |
| L FP2 | $2 \mathrm{D} 80 \mathrm{H} \text { to }$ 2DFFH | U10D, U13 | A2 | Read | Read front panel keyboard |
| L FP3 | $\begin{aligned} & 2 E 00 H \text { to } \\ & 2 E 7 F H \end{aligned}$ | U10D, U13 | A2 | Write | Write to front panel annunciators. |
| L FP4 | $\begin{aligned} & 2 E 80 H \text { to } \\ & 2 E F F H \end{aligned}$ | U10D, U13 | A2 | Write | Write to front panel annunciators. |
| L FP5 | $\begin{aligned} & 2 \mathrm{FOOH} \text { to } \\ & 2 \mathrm{~F} 7 \mathrm{FH} \end{aligned}$ | U10D, U13 | A2 | Write | Write to RF control latch. |
| L ROM1 | 4000 H to 4FFFH | U6C, U10A, U10B | A3U1 | Read | Enable ROM U1. |
| L ROM2 | 5000 H to 5FFFH | U6B, U10B | A3U2 | Read | Enable ROM U2. |

## ROM, BLOCK C

The RF plug-in's ROM consists of two 4 k by 8 -bit ROMs. This memory contains all software program dedicated to the individual RF plug-in for use by the microprocessor in the HP 8350. Addresses 4000 H through 4FFFH are read from U1, while 5000H through 5FFFH are found in U2. Address line A12 is decoded in the address decoder and selects which ROM is enabled. The remaining twelve address lines (AO through A11) determine the individual ROM address being read.

## 200 kHz CLOCK, BLOCK D

U3 is a simple oscillator with external tıming elements configured to provide a stable 200 kHz pulse train. This signal is used to clock the interrupt control counters in $U 5$ for interrupt tıming. The 200 kHz clock is also used on the A2 front panel interface to scan the keyboard and refresh the display.

## INTERRUPT CONTROL/CONFIGURATION SWITCH, BLOCK E

Triple programmable counter U5 contains three programmable down-counters and control circuitry. The counters are preloaded by the data bus, then down-counted by the 200 kHz clock. When the count reaches zero, a pulse is produced on the corresponding output. In this way, the microprocessor can command a time interval of any duration, and will receive an interrupt when the count-down is complete.

U4 is a PIA (peripheral interface adapter) which controls the interrupts from U5 and reads the configuration switch, S1. As an interrupt controller, U4 can be microprocessor-programmed to mask or enable any of four possible interrupts. These interrupts mark the end of important timing intervals used during band-switching.

Configuration switch $\mathbf{S 1}$ is encoded with information about the type of RF plug-in and the options included, as well as operator-chosen parameters such as FM sensitivity and power-up conditions. (See Table 8-11 for details.) The microprocessor addresses U4 to read the switch status at power-on or when INSTRUMENT PRESET is initiated, and uses the information in subsequent calculations involving frequency range, power range, marker values, and many other plug-in dependent parameters.

## RF PLUG-IN INTERFACE, BLOCK F

U17 and U14 buffer the address and data signals required throughout the rest of the RF plug-in. U17 is a bi-directional, 8 -bit data buffer, enabled when signals B I/OSTB, A10, and B I/OE2 are all high. Its direction is controlled by the L WRITE line. U14 is enabled by LB I/OE2 to pass four address lines (AO through A3) to the rest of the RF plug-in's circuitry.

Table 8-12. A3P1 and A3J1 Pin-Outs

| A3P1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PIN | SIGNAL | I/0 | TO/FROM | FUNCTION |
| $\begin{aligned} & \hline 1 \\ & 23 \\ & \hline \end{aligned}$ |  |  | NOT USED NOT USED |  |
| $\begin{aligned} & \hline 2 \\ & 24 \\ & \hline \end{aligned}$ |  |  | NOT USED NOT USED |  |
| $\begin{aligned} & 3 \\ & 25 \end{aligned}$ |  |  | NOT USED NOT USED |  |
| $\begin{aligned} & \hline 4 \\ & 26 \end{aligned}$ | $\begin{gathered} \text { GND DIG } \\ \text { L FP } 4 \\ \hline \end{gathered}$ | OUT | A2J1-6 | $\begin{aligned} & \mathrm{G} \\ & \mathrm{~B} \end{aligned}$ |
| $\begin{aligned} & \hline 5 \\ & 27 \\ & \hline \end{aligned}$ | GND DIG |  | NOT USED | G |
| $\begin{aligned} & \hline 6 \\ & 28 \end{aligned}$ | $+5 \mathrm{~V}$ | OUT | NOT USED | G |
| $\begin{aligned} & \hline 7 \\ & 29 \\ & \hline \end{aligned}$ | $\begin{gathered} +5 \mathrm{~V} \\ \mathrm{~L} \text { INST2 } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \\ & \hline \end{aligned}$ | A7P1-18,A8P1-18 | $\begin{aligned} & \mathrm{G} \\ & \mathrm{~B} \end{aligned}$ |
| $\begin{aligned} & \hline 8 \\ & 30 \\ & \hline \end{aligned}$ | LINSTI <br> L FP5 | $\begin{aligned} & \text { OUT } \\ & \text { OUT } \end{aligned}$ | $\begin{gathered} \text { A4/A6P1-18,A5P1-5 } \\ \text { A. } 111-1 \end{gathered}$ | $\begin{aligned} & \hline B \\ & B \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \hline 9 \\ & 31 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BD1} \\ & \mathrm{BDO} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{F} \\ & \mathrm{~F} \end{aligned}$ |
| $\begin{gathered} 10 \\ 32 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD3} \\ & \mathrm{BD2} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \end{aligned}$ |  | $\begin{aligned} & \hline F \\ & F \end{aligned}$ |
| $\begin{gathered} 11 \\ 33 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BA1} \\ & \mathrm{BAO} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { OUT } \end{aligned}$ |  | $\begin{aligned} & \mathrm{F} \\ & \mathrm{~F} \end{aligned}$ |
| $\begin{gathered} 12 \\ 34 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{BA} 3 \\ & \mathrm{BA} 2 \\ & \hline \end{aligned}$ | OUT OUT |  | $\begin{aligned} & \hline F \\ & F \end{aligned}$ |
| $\begin{gathered} 13 \\ 35 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD5} \\ & \mathrm{BD4} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{F} \\ & \mathrm{~F} \end{aligned}$ |
| $\begin{gathered} \hline 14 \\ 36 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD7} \\ & \mathrm{BD6} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline F \\ & F \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 15 \\ 37 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{L} F P 1 \\ & \mathrm{LFP} 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & \hline \text { A2J1-21 } \\ & \text { A2J1-23 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B} \\ & \mathrm{~B} \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 16 \\ 38 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LFP3 } \\ \text { SCAN CLK } \end{gathered}$ | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & \hline \text { A2J1-25 } \\ & \text { A2J1-27 } \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{E} \end{aligned}$ |
| $\begin{gathered} 17 \\ 39 \\ \hline \end{gathered}$ |  |  | NOT USED NOT USED |  |
| $\begin{gathered} 18 \\ 40 \\ \hline \end{gathered}$ | L SIRQ | IN | A6P1-3 NOT USED | E |
| $\begin{gathered} \hline 19 \\ 41 \end{gathered}$ |  |  | NOT USED NOT USED |  |
| $\begin{gathered} 20 \\ 42 \\ \hline \end{gathered}$ | FLAG | IN | $\begin{aligned} & \text { NOT USED } \\ & \text { A2.J1-31 } \\ & \hline \end{aligned}$ | A |
| $\begin{gathered} 21 \\ 43 \end{gathered}$ |  |  | NOT USED NOT USED |  |
| $\begin{gathered} 22 \\ 44 \end{gathered}$ | PWON L BP2 | $\begin{aligned} & \text { IN } \\ & \text { OUT } \end{aligned}$ | $\begin{gathered} \text { P2-25 } \\ \text { A6P1-15 } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{E} \\ & \mathrm{~A} \end{aligned}$ |

Table 8-12b. A3P1 and A3J1 Pin-Outs

| A3.1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PIN | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| $1_{2}$ | $\underset{\text { IDO }}{\text { GND DIG }}$ | 1/0 | P2-33 | $\begin{aligned} & \mathrm{G} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 3 \\ 4 \end{gathered}$ | $\begin{aligned} & \text { ID1 } \\ & \text { ID2 } \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \end{aligned}$ | $\begin{aligned} & \text { P2-2 } \\ & \text { P2-34 } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 5 \\ 6 \end{gathered}$ | $\begin{aligned} & 103 \\ & 104 \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \end{aligned}$ | $\begin{aligned} & \text { P2-3 } \\ & \text { P2-35 } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 7 \\ 8 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { ID5 } \\ & \text { ID6 } \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { P2-4 } \\ \text { P2-36 } \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{aligned} & \hline 9 \\ & 10 \end{aligned}$ | $\begin{gathered} \text { ID7 } \\ \text { GND DIG } \end{gathered}$ | 1/0 | P2-5 | $\begin{aligned} & \mathrm{A} \\ & \mathrm{G} \end{aligned}$ |
| $\begin{gathered} 11 \\ 12 \\ \hline \end{gathered}$ | GND DIG <br> L IAO | IN | P2-38 | $\begin{aligned} & \mathrm{G} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 13 \\ 14 \end{gathered}$ | $\begin{aligned} & \text { L IA1 } \\ & \text { L IA2 } \end{aligned}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { P2-37 } \\ & \text { P2-39 } \end{aligned}$ | $\begin{aligned} & A \\ & A \end{aligned}$ |
| $\begin{gathered} 15 \\ 16 \end{gathered}$ | $\begin{aligned} & \mathrm{L} \mid \mathrm{A} 3 \\ & \mathrm{~L} \mid \mathrm{A} 4 \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \text { P2-8 } \\ & \text { P2-40 } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 17 \\ 18 \end{gathered}$ | GND DIG <br> LIA5 | IN | P2-41 | $\begin{aligned} & \mathrm{G} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 19 \\ 20 \end{gathered}$ | L IA6 $\lfloor\mid A 7$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \hline \text { P2-10 } \\ & \text { P2-42 } \end{aligned}$ | $\begin{aligned} & A \\ & A \end{aligned}$ |
| $\begin{gathered} 21 \\ 22 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { L IAB } \\ & \text { L IA9 } \end{aligned}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \text { P2-11 } \\ & \text { P2-43 } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 23 \\ 24 \\ \hline \end{gathered}$ | L IA10 <br> L IA11 | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { P2-12 } \\ & \text { P2-44 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 25 \\ 26 \end{gathered}$ | L IA12 PIROME | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{I N} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { P2-13 } \\ & \text { P2-45 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 27 \\ 28 \end{gathered}$ | GND DIG |  |  | $\begin{aligned} & \mathrm{G} \\ & \mathrm{G} \end{aligned}$ |
| $\begin{gathered} 29 \\ 30 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { L IRD } \\ & \text { I/OE2 } \end{aligned}$ | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { P2-15 } \\ & \text { P2-47 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\begin{gathered} 31 \\ 32 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { GND DIG } \\ & \text { GND DIG } \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{G} \\ & \mathrm{G} \end{aligned}$ |
| $\begin{gathered} 33 \\ 34 \end{gathered}$ | L I/OSTB GND DIG | IN | P2-17 | $\begin{aligned} & \mathrm{A} \\ & \mathrm{G} \end{aligned}$ |
| $\begin{gathered} 35 \\ 36 \\ \hline \end{gathered}$ | $\begin{array}{r} +5 \mathrm{VB} \\ +5 \mathrm{VB} \\ \hline \end{array}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { P2-18 } \\ & \text { P2-50 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{G} \\ & \mathrm{G} \\ & \hline \end{aligned}$ |
| $\begin{gathered} 37 \\ 38 \end{gathered}$ | +5VB | IN | $\begin{aligned} & \text { NOT USED } \\ & \text { P2-51 } \end{aligned}$ | G |
| $\begin{gathered} 39 \\ 40 \end{gathered}$ | L PIFLG <br> L PIIRQ | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & \hline \text { P2-20 } \\ & \text { P2-52 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{E} \end{aligned}$ |
| $\begin{gathered} 41 \\ 42 \end{gathered}$ | GND DIG L BP2 | IN | P2-53 | $\begin{aligned} & \mathrm{G} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 43 \\ 44 \\ \hline \end{gathered}$ |  |  | NOT USED <br> NOT USED |  |




HP P/N 83525-60080

Figure 8-22. A3 Digital Interface Component Locations


## Troubleshooting the A4 ALC Assembly

## INTRODUCTION

Since the automatic level control (ALC) function of the RF plug-in includes many individual components arranged in a highly interdependent closed loop, the scope of the A4 ALC troubleshooting section extends well beyond the limits of the A4 assembly. Portions of the A5 FM driver assembly, and several microcircuit components which contribute to the power leveling function, are discussed below.

The ALC "loop" is a complex feedback loop which monitors the RF output power and continuously corrects for any deviation from the desired power level. Because it is a closed system, it is difficult to isolate cause from effect when a problem arises. The key to troubleshooting then, is to examine individual components, correlating the expected output for a particular input signal.

This troubleshooting outline is organized into two major sections: Troubleshooting Symptoms and Troubleshooting Procedures. The section titled, Troubleshooting Symptoms, characterizes possible failure modes, provides some general troubleshooting hints, and refers the reader to more detalled procedures found under the paragraphs titled, Troubleshooting Procedures

NOTE: To ensure that Option 002 RF plug-ins remain in the same attenuator setting during troubleshooting, press [SHIFT] [POWER SWEEP]. This allows full ALC control without changing attenuator settings.

## TROUBLESHOOTING SYMPTOMS

The procedures outlined below help to systematically characterize the failure as quickly as possible. The following failure symptoms are discussed:

```
RPG/Power Display Failure
Unleveled (LED)
Flatness/Oscillations (Power Drop-outs)
Full Unleveled Power
No Power (Single Band)
No Power (All Bands)
Power Sweep/Flatness
```

Evaluating the falure mode may require a power meter or a scalar network analyzer with a detector. (However, a crystal detector with an "A vs B" oscilloscope may often be substituted.) Figure 8-24 illustrates a typical test setup. Initiate all tests by pressing the [INSTR PRESET] key.


Figure 8-24. Typical ALC Troubleshooting Setup

## RPG/Power Display Failure

Check that the POWER display changes when erther the RPG is rotated or data is entered via the HP 8350 keyboard. This verifies that the digital information is reaching the mainframe, is properly processed, and is then displayed.

If the display is flashing rapidly or showing random patterns, refer to A1/A2 or A3 digital interface troubleshooting. If the RPG causes a change in the measured RF power level, but the POWER display remains the same, refer to A1/A2 troubleshooting. If the RPG produces no response whatsoever, or if the front panel display is blank, refer to A1/A2 troubleshooting, and trace the problem back to the HP 8350 mainframe.

## Unleveled (LED)

If the UNLEVELED light turns on during the sweep, enter a sweep time of 20 seconds (i.e one second per GHz). Observe the SWP light on the HP 8350 sweep oscillator, and determine at which times during the sweep the UNLEVELED light turns on.

If the UNLEVELED light remains lit during retrace, suspect problems in the front panel annunciator drivers. Refer to A1/A2 troubleshooting.

If the UNLEVELED light blinks briefly at the beginning of the sweep, the heterodyned band 0 may be sweeping through 0 Hz and causing an ALC drop-out. Check this by slowly increasing the start frequency. If the UNLEVELED light stops blinking, enter a CW frequency of 0 MHz and adjust the plug-in front panel FREQ CAL screw to the center of the adjustment range that keeps the UNLEVELED light on. Press [INSTR PRESET] and observe the UNLEVELED light. A frequency counter may be used to check frequency accuracy at 10 MHz or 50 MHz . If necessary, refer to Section 5, Adjustments, in this manual, and perform the frequency accuracy calibration procedure.

If the UNLEVELED light is on only during the first two seconds of the sweep ( 10 MHz to 2.4 GHz ), the problem is in the band 0 loop. If it is lit after the first two seconds of the sweep but prior to retrace, the problem is band 1 through 3 related. In either case, the power level reference/summing circuits and those components common to all bands are probably NOT at fault. Check the appropriate detector, modulator, and detector selection switch.

If the UNLEVELED light is on during the entire forward sweep, suspect components common to all bands.

If the UNLEVELED light flashes briefly three times during the sweep (at 2, 7, and 13.5 seconds into the trace), the problem occurs at the bandswitch points. Check for the RF blanking (L RFB) pulses during bandswitch at A4P1-29, as shown in Figure 8-25. If the signal is missing, trace the problem back through the HP 8350, to the blanking request (L RFBRQ) line on the RF plug-in A6 assembly. If $L$ RFB is present, but A4TP5 does not clamp at greater than or equal to +4 VDC during blanking, suspect A4U2D or A4U9.

If the UNLEVELED light flashes briefly during the sweep, but does not imply any of the above failure modes, check power flatness. See below.

---Shows ALC response to RF BLANK select (HP 8350 front panel)
Figure 8-25. Bandswitch/Retrace Blanking Waveforms


Figure 8-26. Power Meter Leveling Setup

## Flatness/Oscillations (Power Drop-outs)

Monitor the RF output with a scalar network analyzer as shown in Figure 8-24. Optımize the output power with the front panel PEAK control.

If the power level is constant across the sweep and within approximately 5 dB of the programmed power level, then the plug-in may only require ALC flatness adjustments. Refer to Section 5, Adjustments, in this manual, for the ALC Internal Leveled Flatness adjustment procedure.

If the measured power level lies between +10 and -5 dBm , but can't be controlled via the front panel, refer to the Digital Control paragraph under Troubleshooting Procedures.

If the trace appears chopped or broken, the loop may be oscillating. Refer to Section 5, Adjustments, in this manual, and perform the ALC Gain adjustment procedure.

## Full Unleveled Power (One or More Bands)

If power is unleveled in band 0 only or bands 1 through 3 only, select a sweep width within the unleveled band(s). If power is unleveled in all bands, continue to sweep the plug-in's full frequency range.

Attempt to level the power externally using a power meter as shown in Figure 8-26. Select [MTR] leveling, and enter a 100 second sweep time. If the RF power is now leveled then the failure is most likely in the detectors or the detector selection switch. A4U6. Refer to the following paragraph. If this does not prove to be the case, the problem may be in the two analog switches U4B and U6A. It may be necessary to perform the ALC adjustments in Section 5 of this manual.

Check the detector selection switch by entering a CW frequency within the band or leveling mode in question and trace the detector voltage through U6B. If the input to be selected doesn't match the output, check the MUX AO and MUX A1 lines (see Table 8-13). Also check U12 and U13 as described under digital control.

Check the voltage at TP5. If it is greater than or equal to +5 VDC, suspect the mod drivers or modulators. If it is below -2 VDC, suspect the detectors and the feedback path components functional blocks $E, F$, and $G$.

Table 8-13. Leveling Control Lines

| data Bus |  |  |  |  | Leveling Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mux 40 | Mux 41 | Mux AOB | Mux A1B | PM |  |
| H | H | H | H | L | INT 0 |
| L | H | L | H | L | INT 1 |
| H | L | H | L | L | EXT |
| L | L | H | H | H | PM 0 |
| L | L | L | H | H | PM 1 |

## No Power (Single Band Only)

If no power is detected in one band, but there is leveled power in another band, suspect the components of the RF path appropriate to the faulty band within the ALC loop.

NOTE: Turn off line switch before removing or installing any assembly.
NOTE: With the ALC assembly removed from the plug-in, 27.8 kHz square wave modulation from the HP 8350 is not available. However, the scalar network analyzer 27.8 kHz square wave can be connected to the rear panel PULSE IN connector to maintain scalar network analyzer compatibility.

To check the RF components, remove the A4 ALC assembly from its socket. This removes all bias from the modulators, and should allow maximum power through the RF path in all bands. If full power (over +12 dBm ) is then detected in all bands, the RF amplifiers (A14 and A17), the cavity oscillator (A11), the DC return (A15), the isolator (AT1), and SYTM (A12) are verified. Suspect primarily the appropriate detector. Also inspect the appropriate modulator, as well as the A4 mod drivers and detector selection switch.

If the RF signal for bands 1 through 3 is missing, check the A6 SRD and PIN diode bias circuit. If the PIN diode switch bias signal is not getting through, or the BO control line is missing, the switched YTM will come up in the band 0 position.

## No Power (All Bands)

NOTE: Turn off line power before removing or installing any assembly.
If no power is detected in any band, remove the A4 ALC assembly. This removes all bias from the modulators, and should allow full RF power to be transmitted. If there is still no power, check the rear panel AUX OUTPUT for approximately 0 dBm to verify that the A13 YIG oscillator is providing an RF output. Refer to RF section troubleshooting for details.

If removing the A4 assembly causes full unleveled RF power to appear, reinstall the assembly and check A4TP5. If less than -2 VDC is present, verify that the voltage across R49 (Block L) is zero. If A4TP5 is greater than +5 VDC, suspect any circuitry between the detector selection switch and A4TP5, particularly the log amp.

## Power Sweep/Flatness

If power increases smoothly with frequency, and POWER SWEEP is NOT selected, suspect problems with the A5 FM driver assembly.

NOTE: Turn off line power before removing or installing any assembly.
Remove the A5 assembly from the plug-in. If the situation improves, suspect a failure on the A5 assembly.

If the RF power is leveled within approximately 5 dB of the programmed power level, refer to Section 5, Adjustments, in this manual, and perform the ALC Internal Leveled Flatness adjustment procedure.

## TROUBLESHOOTING PROCEDURES

The troubleshooting information below is organized into functional areas:

Digital Control, Block A<br>Power Level Reference/Summing, Blocks C and H Detectors/Detector Selection Switch, Block B, DC1, and CR1<br>Feedback Path, Blocks E, F, G, and J<br>Error Sample and Hold and Main ALC Amp, Blocks I and L<br>Mod Drivers, Blocks N and O<br>Modulators, A17, and A13<br>Sample and Hold, Blocks E and K

Before continuing with the functional area troubleshooting information characterize the failure as much as possible. Some important information to know about the failure is:

Is the failure frequency mode related? (CW or swept mode)
Is the failure frequency band related? (band 0 only, bands 1 through 3 only, or common to all bands)

Does the failure affect RF output power? (maximum unleveled power, low power, or adjustable power not within specifications)

Is the unleveled light on?
Is the failure control related?
If after characterizing the failure, you suspect the A4 assembly to be at fault but still cannot determine the functional area, follow the open loop procedure detailed in Figure 8-28.

The open loop procedure allows the feedback path to be disconnected from the main signal path. By applying a known input to the ALC circuits, waveform measurements can be made at critical testpoints isolating the three main functional areas of the A4 assembly: the power level reference, feedback path and main ALC amplifier.

## Digital Control, Block A

Address decoder U12 and latch U13 control digital switches throughout the A4 assembly. Their operation can be confirmed by performing the hex data rotation write at address 2 C 07 hex.

Press [SHIFT] [0] [0]hex data mode
[2] [GHz] [0] [7]
[M4]
address location 2C07 (U13)
hex data rotation write
Check the outputs of U13 for the waveforms shown in Figure 8-2.
If any output signal is missing or misplaced, check the data lines against Figure 8-2. If no output is found, look for activity at U13 pin 11. Check for LINST1 and BA3 to pulse low, while BA0, BA1, and BA2 pulse high. If these pulses are missing, trace the problem back to A3 digital interface.

If the digital control section is working, the primary outputs of U13 are easily controlled by selecting the appropriate front panel function while in the CW sweep mode. (e.g., B1 is held high by selecting a CW frequency in bands 1 through 3; selecting [MTR] leveling holds the PM line high, etc.).

## Power Level Reference/Summing, Blocks C and H

The power level reference and power level summing circuits produce a voltage proportional to the programmed power level. This signal is a summation of the absolute power reference, AM, detector compensation, and power sweep signals.

The detector compensation and power sweep signals are generated on the A5 FM driver assembly. If an A5 failure is suspected, refer to troubleshooting information in the A5 service information section. Unless A5 is suspect, simplify A4 troubleshooting by turning off the line power and removing the A5 assembly. Although power sweep will be disabled and the power flatness will be lost, the ALC loop should still level without the signals provided by the A5 assembly.

DAC U11 establishes the absolute power level. The -10V REF from the A6 assembly is scaled to yield from 0 VDC ( -5 dBm displayed) to $+10 \mathrm{VDC}(+20 \mathrm{dBm}$ displayed) at TP2. (This breaks down to a voltage step of 0.40 VDC per 1.0 dB of power over the dynamic range, or +6.00 VDC at +10 dBm .)

A self-test routine is available to exercise the ALC DAC.

## Press [SHIFT] [5] [0]

The waveform in Figure 8-27 should be seen at TP2. Note that the exercise routine for the 12-bit DAC yields a staircased waveform with 13 levels. The first step shows the maximum +10 VDC output with all bits high. The following levels represent the voltage at TP2 with successive bits loaded high in order from the most significant bit to the least significant bit.

If the waveform at TP2 is not correct, check for -10 V REF, and trace any problem back to the A8 assembly. Look for activity on L INSTR 1, BA0, and BA1. BA2 and BA3 should pulse high as each new DAC value is loaded, pulsing the CS line (U14 pin 8) low. If any of these lines, or a data line, appears dead, trace the problem back to the A3 assembly.

U2A adds PWR SWP/COMP and AM, and provides detector flatness compensation at higher power levels with CR2 and CR1. Use the EXT MTR mode to bypass these diodes while troubleshooting.

U2C adds the front panel amplitude adjustment (EXT CAL) used with external leveling. The following levels should be seen at TP1 with A5 removed and [INT] leveling selected: +0.3 VDC for -5 dBm , and +7.0 VDC for +20 dBm . An amplitude modulation (AM) signal of $1.0 \mathrm{Vp}-\mathrm{p}$ at the HP 8350 AM INPUT will produce roughly $260 \mathrm{mVp}-\mathrm{p}$ at TP1. (Note that U3A, CR2, and CR1 in the feedback path around U2A change the gain depending on the band and desired power level. This may result in a 1.0 VDC difference between bands at +20 dBm .)


Press: SHIFT 50
Figure 8-27. ALC DAC Test Waveform

## Detectors/Detector Selection Switch, Block B, DC1, and CR1

The DC1 (band 0) and CR1 (bands 1 through 3 ) detectors are tested simply by checking their output voltages under full leveled power or full unleveled power conditions. The A4 assembly must be installed for troubleshooting in band 0 as it supplies bias current to the band 0 detector.

NOTE: The 27.8 kHz modulation signal required for scalar network analyzer compatibility is not available from the HP 8350 when the A4 assembly is removed from the plug-in and must be supplied from the scalar network analyzer through the rear panel PULSE IN connector.

If no power is measured in the suspected band, turn off the line power and remove the A4 assembly. Return power to the instrument. (If there is still no RF power, suspect components of the RF path. Refer to RF section troubleshooting.) If full unleveled RF power is obtained, apply two narrow strips of cellophane tape to the pin-edge connector to isolate the outputs of the modulator drivers from the modulators (P1-19 and P1-44). Reinstall the A4 assembly. This removes bias from the modulators, allowing full RF power transmission, while providing detector bias.

If full leveled power ( +10 dBm from 0.01 to 20.0 ) or full unleveled power (at least 2 dB higher than leveled) is measured, sweep only the band in question and check the voltages at the detector inputs against the values shown in Table 8-14. (Use high-impedance 10:1 probes.)

Table 8-14. Detector Voltages

|  | Full Leveled <br> +10 dBm | Full Unleveled <br> +20 dBm |
| :--- | :---: | :---: |
| Band 0 (A4P1-21) | -150 to -299 mV | -300 to -400 mV |
| Bands 1 through 3 (A4P1-21) | -100 to -120 mV | -200 to -600 mV |

If the detectors are working and the detector selection switch is suspected, sweep only in the faulty band and monitor TP12 for the voltages seen at the selected input of U6B.

If the EXT/MTR ALC INPUT circuits are suspected, select the EXT leveling mode and supply a test signal (low-level DC or sine wave) to the front panel BNC connector, and trace it through U6B at A4TP12.

NOTE: Remove any tape applied to edge connector pins in the previous procedure.

## Feedback Path, Blocks E, F, G, and J

The feedback path of the ALC loop is composed of the components in functional blocks E, F, G, and J.
Before troubleshooting the feedback path be sure the detectors and detector selection switch are working correctly. See above.

The feedback path can be effectively tested by using the "open loop" method of troubleshooting. This procedure utilizes the external leveling mode [EXT] by supplying a sine wave to the EXT/MTR ALC INPUT connector. This method breaks the ALC loop and allows waveforms to be checked against known test signals. See Figure 8-28 for more details.

The open loop procedure will find the majority of the problems in the feedback path. A problem that will not normally be found using this method is, small voltage offsets caused by leakage through the MOS-FETS Q7, Q8, or Q16. The failure symptoms are as follows:

The instrument appears to be functioning correctly at high power levels but as programmed power is decreased the actual power output decreases in larger increments until the power output falls off completely.

Suspect MOS-FETS Q7, Q8, and Q16 as the failed components. Verify the failed component(s) by doing the following.

Press [INT] Measure from P1-42 (INT DET RET) to the source of Q7 and Q16 (the pin designated as ground). If a small voltage is measured (greater than 1 mV ) replace the defective MOS-FET.

Press [EXT]. Measure from P1-1 (EXT DET RET) to the source of Q8 (the pin designated as ground). If a small voltage is measured (greater than 1 mV ) replace Q8


## EQUIPMENT

> Function Generator/Synthesizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10100 C Oscilloscope . .

## PROCEDURE

1. Turn the instrument off. Remove the A4 ALC assembly from its socket.
2. Locate and lift jumper $\mathbf{J} 2$. Reinstall the $\mathbf{A} 4$ assembly
3. Turn the instrument on and press [INSTR PRESET].
4. Press [EXT] ALC.
5. Adjust the function generator/synthesizer output for a 50 mV p-p sine wave at 500 Hz . Set the DC OFFSET for -25 mV .
6. Connect the function generator/synthesizer output to the EXT/MTR ALC connector.
7. Set the oscilloscope to DISPLAY and TRIGGER on channel A. Adjust the function generator/synthesizer DC OFFSET to ensure that the waveform at TP12 does not go positive. Check for the waveforms shown in Figure 8-29.

NOTE: The function generator/synthesizer DC OFFSET may have to be adjusted slightly to produce the waveforms given in Figure 8-29. If the EXT/MTR ALC input goes positive, the log amplifier will saturate.

Adjustment of the EXT/MTR ALC CAL screw will affect the waveforms at TP5, and TP8. Adjust the CAL screw until these waveforms are obtained.

Slight differences may be noted between the waveforms shown in Figure 8-29 and those obtained on individual ALC assemblies. This is due to the many adjustments on the A4 assembly. Insure that R81 (OFS 1), R82 (OFS 2) and R78 (OFS 3) are set for OV as outlined in steps 1 through 3 of adjustment procedure 5-12. ALC Adjustment.

Figure 8-28. Open Loop Procedure


Figure 8-29. Open Loop Waveforms

## Error Sample and Hold and Main ALC Amp, Blocks I and L

U2D is a non-inverting unity-gain summing amplifier. Under leveled conditions, both U2D pin 10 and TP8 should be nearly 0.0 VDC Under any conditions (except during "hold"), U2D pin 10 and TP8 should be at the same voltage. If not, suspect U2D, Q5, or the sample and hold driver, Q11.

U9 forms an inverting integrator When TP8 is positive, TP5 should be at -7 VDC. If not, suspect U1D, VR2, VR3, or U9. When TP8 is negative, TP5 should be at +5 VDC . If this is not the case, suspect U9.

The following procedure can be used to check U2D and U9:

1. Use a jumper to ground A4TP11.
2. Set power for -5 dBm at any CW frequency
3. Press HP 83592A [EXT] ALC.
4. To check U2D, monitor U2D pin 10 and TP8 while adjusting the EXT/MTR ALC CAL screw between the extremes of its range. Both U2D pin 10 and TP8 should vary between approximately +0.5 and -0.5 VDC .
5. Verify U9 by adjusting the CAL screw as described above and monitoring TP5. Since U9 is an integrator, TP5 should saturate and clamp (due to VR2 and VR3) at -7 VDC and +5 VDC, respectively. (When sweeping across a bandswitch, RF blanking pulses will saturate TP5 at +5 VDC regardless of input.)
6. Remove jumper from A4TP11 to ground.

Q2 is an emitter-follower followed by a common-base stage (Q1), with two diodes in between. These transistors are acting as an exponential current driver. To verify the operation of these transistors and the subsequent components of the RF path do the following steps For a quicker check, measure the biases and base-emitter voltages to check for damaged transistors.

1. Lift the U9 side of R54.
2. Inject a 1 to 10 Hz square wave signal through the lifted end of R54. The amplitude of the square wave signal should be approxımately $3 \mathrm{Vp}-\mathrm{p}$, offset from zero. The positive portion of the signal should not exceed +1.0 V with the negative portion at approximately -2.0 V .
3. Use a crystal detector, power meter or a scalar network analyzer to observe an inverted square wave at the RF output.

Further troubleshooting of these blocks can be continued by following the open loop procedure outlined in Figure 8-28 and checking for the waveforms provided in Figure 8-29.

## Modulator Drivers, Blocks N and $\mathbf{O}$

The voltage-to-current conversion and current gain needed to drive the modulators is provided by Q2 and Q1 on the output of the main ALC amplifier. As the voltage increases at TP5 so does the current to the modulators, shunting more RF energy to ground and allowing less to pass through. Since the modulators are essentially current-controlled, the voltages measured at TP5, P1-19, and P1-44 do not vary much over a wide range of modulator attenuations.

To establish a bias level for the mod driver stages, TP5 can be forced high ( +5 VDC). Using a jumper, ground A4TP11. Press HP 8350 [CW] and select a CW frequency in the appropriate band. Select [EXT] ALC, and enter an RF power level of -5 dBm via front panel controls. Rotate the EXT/MTR ALC CAL knob fully counter-clockwise. Verify a signal level of approxımately +5 VDC at TP5. Remove the jumper from A4TP11.

R101 should be selected so that the peaking in band 0 matches the peaking in bands 1 to 3 . This peaking is due to the response of the ALC loop. R92 is adjusted for $50 \%$ duty cycle of the square wave.

Set the sweep oscillator for a CW frequency and SQ MOD on. Connect the RF output to a crystal detector and oscilloscope. Using a function generator, drive the AM input of the sweep oscillator with a sine wave swept in frequency from DC to 400 kHz (trigger the oscilloscope with the ramp from the function generator). The oscilloscope shows the response of the ALC loop. Vary the frequency and observe the peaking when in band 0 and in bands 1 to 3 . Select R101 to match the peaking. Lower values tend to raise the gain in band 0 . The minimum value is 2.7 kohms. Disconnect the function generator and press [ - MOD] to turn it on. While observing the square wave on the oscilloscope, adjust R92 for $50 \%$ duty cycle.


Figure 8-30. Simplified Modulator Schematic

## Modulators A17 and A16

The two internal modulators for this plug-in are housed in combination microcircuit packages: A17 modulator/mixer (band 0), A16 modulator/splitter (bands 1 through 3). Figure 8-30 provides a simplified schematic for these positive-bias shunt-type attenuators. As more current is supplied through the modulator bias pin, the shunt diode turns on harder, sinking more RF power to ground and allowing less to reach the front panel

The modulators are checked simply by noting whether the actual RF attenuation is appropriate to the modulation bias present.

NOTE: Turn off line power before removing or installing any assembly.
If low or no RF power is observed, remove all modulator bias currents simply by removing the A4 assembly from the motherboard. With no bias current, the RF power should pass through the modulator unhindered. If this is not the case, check the modulator diode as follows:

Set the RF plug-in for [EXT] ALC mode. Attach a jumper from A4TP11 to ground. Enter - 2 dBm RF power, and select a CW frequency in the appropriate band. Rotate the EXT/MTR ALC CAL screw fully clockwise. This should result in -7 VDC at TP5, essentially removing bias from the modulators. Measure the voltage across R49. It should be OV. If this is not the case, isolate each modulator from its drive circuitry by applying a piece of cellophane tape to the appropriate pin edge connector: P1-44 for band 0, or P1-19 for bands 1 through 3 . If the voltage across R49 now measures 0 V , the modulator diode is probably shorted. If the voltage across R49 still does not measure OV, suspect the band blanking circuitry: U8B and Q15 for band 0, or U8C and Q14 for bands 1 through 3. Remove the jumper from A4TP11.
NOTE: Remove any tape applied to the pin edge connectors in the previous procedure.
If the modulators appear to be functioning properly, check the following RF levels with a power meter or spectrum analyzer. When checking power levels internal to the RF signal path, ensure that all critical ports are terminated in 50 ohms.

1. If power is low in all bands, check the RF level at the rear panel AUX OUT connector. Refer to the RF schematic diagram at the end of section VIII for the proper levels.
2. If power is low in band 0 only, measure the RF levels around A18 modulator/mixer. With no modulation, approximately +13 dBm should be measured at the "LO" input of A18, with approximately -10 dBm at the output. If no output is measured, make sure the A11 cavity oscillator is yielding at least +8 dBm .
3. If the RF output for bands 1 to 3 is low, check the RF levels around power amplifier A14 with no modulation. A14 should output approximately +26 dBm with about +13 dBm at the input.

If maximum unleveled RF power is observed, attempt to achieve maximum attenuation (minimum RF transmitted). On the RF plug-in, press [EXT] ALC. Attach a jumper from A4TP11 to ground. Enter -5 dBm RF power, and select a CW frequency in the appropriate band. Rotate the EXT/MTR ALC CAL screw fully counter-clockwise. The voltage level at TP5 should be +5 VDC. Concurrently, the voltage levels at the output of the mod drivers, P1-44 (band 0 ) and P1-19 (bands 1 through 3), should be approximately +0.6 VDC to +0.8 VDC .

1. If the voltages are significantly higher than this, the modulator diode is probably open
2. Check TP6 for approximately +2.0 VDC. The difference between the test point and the corresponding pin-edge connector gives an indication of how much current is flowing to the modulator.

## Input Sample and Hold/Sample and Hold Drivers, Blocks E and K

There are adjustments to improve the shape of the square wave. C23 in block E and R99 in block K are used to eliminate offset in the input sample and hold, and sample and hold driver circuits respectively. They act to effectively cancel charge passed through the gate to source capacitance of the FET. Refer to 5-16. ALC Gain Adjustment in Section 5 of this manual.

## A4 ALC (Automatic Leveling Control) Assembly, Circuit Description

## INTRODUCTION

The A4 ALC (automatic leveling control) assembly is part of a closed loop power leveling function, designed to control the amplitude of the RF output power. The section below describes loop operation, including some components external to the A4 ALC assembly. The rest of this operational theory is devoted to detailed description of the circuits found on the A4 assembly.

## GENERAL

The circuits which accomplish power control and power leveling can be broken into two categories internal loop circuitry and external components of the loop. Figure 8-31 illustrates this theme

The power level reference leg of the ALC establishes the desired power level. This is accomplished by pressing the plug-In [POWER LEVEL] key and rotating the RPG or entering the desired reference on the HP 8350 front panel data entry keys. This leg of the ALC is not an interdependent part of the loop as shown in Figure 8-31.

The feedback path of the ALC loop samples the actual RF output power and produces a voltage proportional to RF amplitude. This voltage is converted to log scale and compared with the power level reference signal. If the voltages at the summing junction are not of equal magnitude an error voltage is generated. This error voltage is amplified and converted to a current drive for the RF modulators which vary the transmitted RF power to correct the error and achieve the desired RF power level.

## ADDRESS DECODER AND CONTROL LATCHES, BLOCK A

U12 is a 3 -to-8 decoder, selecting address 2 C 07 H when it is present on the address bus. This address serves as a chip enable for octal latch U13. Information on the data bus is then latched into U13 and used throughout the A4 assembly. U14 and U15 have been added to provide the proper outputs for all three ALC leveling modes.

## DETECTOR INPUTS AND SELECTION SWITCHES, BLOCK B

Control lines MUX AOB and MUX A1B are encoded with leveling mode and band selection information. The lines are decoded in Table 8-13. U6 decodes these control lines to select the proper detector input for the desired operating mode.

R43 and R14 BIAS adjustment offset the band 0 internal detector so that 0 volts at TP7 corresponds to no RF power.

EXT/MTR ALC input provides external crystal leveling capability within the -10 to -200 mV range and power meter leveling capability within the 0 to +1 V range. VR4 and VR5 provide protection against transients Two Schottky diodes, CR1 and CR2, are mounted between the EXT/MTR ALC connector and the front panel casting for similar protection.

When [MTR] (power meter) leveling is selected, the power meter is used in conjunction with the internal leveling detector U1A routes the power meter signal to a separate power meter log amplifier. The internal leveling detector is routed through U6B and the input sample and hold is routed to the main log amplifier. The internal leveling detector compensates for the reponse of the power meter and prevents instability while at the same time permitting reasonable sweep times.

## SAMPLE AND HOLD DRIVER, BLOCK K

Q10 and Q11 act as complementary pairs, controlling the input sample and hold, and error sample and hold circuits respectively. The complementary pairs improve the action of the sampling FETS Q5 and Q6 by reducing the error signal passed through gate to source capacitance. The sample and hold function of the ALC loop is used in conjunction with pulse and square wave modulation. When $L$ PULSE ENABLE is high, and either L PULSE or SQ MOD input is low, Q10A and Q11B turn on causing Q10B and Q11A to turn off, thereby initializing the hold mode.

The frequency of the sampling mode is dependent on the L PULSE or SQ MOD input. When the system is used with the HP 8756A or 8757A scalar network analyzer, the SQ MOD input is a 27.8 kHz square wave, controlling the gates of Q5 (block I) and Q6 (block E). Refer to the HP 8350 Operating and Service Manual, Section 5, for the $27.8 / 1 \mathrm{kHz}$ oscillator adjustment. A time delay set by R64 and C26 causes an approximate 5 usec delay, enabling the RF signal to come to full power before releasing HOLD and thus preventing overshoot. The sample level is maintained during the OFF pulse, thus preventing saturation of the log and main amplifiers.

## INPUT SAMPLE AND HOLD, BLOCK E

The input sample and hold function prevents the log amplifier from saturating during square wave modulation.

U16 is a unity gain follower with internal feedback that buffers the detector input. R78 compensates for the offset voltage of the operational amplifier. Q6 and C21 perform the sample and hold function. C23 is used to reduce error due to the gate to source capacitance of Q6.

## POWER METER LOG AMPLIFIER, BLOCK F

The power meter log amplifier is used in conjunction with the log amplifier in ALC [MTR] mode. The power meter log amplifier sets the power level and takes care of low frequency variations, while the log amplifer takes care of the high frequency variations.

U5B is unity gain follower which buffers the input of U5D. Logarithmic scaling is performed by Q3A in the feedback loop of U5D. The base-emitter voltage of Q3A is exponentially related to its collector current, hence the logarithmic action of the amplifier Q3B compensates the log amplifier over temperature. U5A is a standard non-inverting amplifier, with its gaın controlled by R33 and R32. CR3 prevents oscillation in the log amplifier

## LOG AMPLIFIER, BLOCK G

The logarithmic scaling function is performed by Q9A in the feedback loop of U17. Q9A collector current is proportional to the voltage at TP10 and exponentially related to its base-emitter voltage. Therefore, Q9A emitter voltage is logarithmically related to the input voltage at TP10.

Q9B compensates the log amplifier against changes in reverse saturation current with temperature.
CR9 clamps the output of U18 to 0.6 V above the input voltage to U17, preventing oscillations.
U6A decodes MUX A0B and MUX A1B (Table 8-13) to select the proper offset voltage for power calibration at the low end of the plug-in power range. In EXTernal ALC, the power level calibration is set with the front panel EXT CAL potentiometer.

U18 amplifies the logged output for comparison with the power level summing signal. R9 and R10 adjust the gain of U18, and calibrate midrange power levels for their respective bands.

Guarded-gate FETs, Q7, Q8, and Q16, select the appropriate detector return for INTernal, EXTernal, and PM (power meter) leveling.

## POWER LEVEL REFERENCE, BLOCK C POWER LEVEL SUMMING, BLOCK H

U11 is a 12-bit microprocessor-compatible DAC, which latches data in three 4-bit nibbles. The -10V REF input sets the DAC for a maximum output (TP2) of +10 V . The voltage at TP2 is the product of -10 VREF and the fractional binary input of the DAC.

The voltage at TP1 is the sum of several voltages, depending on the operating mode of the plug-in. U2A sums PWR SWP/COMP and AM inputs. In addition, selected feedback resistors, R7 and R8, reduce gain to compensate for detector deviation from square-law at the upper limits of the plug-in power range.

The EXT CAL input is summed through amplifier U2C. R30, in the feedback loop of U2C, provides temperature compensation for the log amplifier and detectors.

## ERROR, SAMPLE AND HOLD, BLOCK I

The error sample and hold function prevents the main ALC amplifier from saturating during pulse and square wave modulation.

U2D pin 10 is the summing junction for the power level summing output, log amplifier output, and FREQ TRK V, which is a 0 to 5 volt ramp proportional to the SYTM DRIVE voltage. R1 (SLP) adjusts the overall slope of band 0 .

Under leveled power conditions, the voltage at U2D pin is zero. A non-zero voltage represents an error and forces a change in modulator current until power is again level.

U2D buffers the error voltage. Q5 and the following integrating circuit (U9) perform the sample and hold C7 eliminates error due to the gate-to-source capacitance of Q5.

## LOG AMPLIFIER SELECTOR, BLOCK J

The log amplifier selector circuit selects a through path for the log amplifer, or combines its output with that of the power meter log amplifier (MTR). In MTR mode, R84 and C3 act as a high-pass filter, to shape the output of the log amplifier, which is then combined with the power meter log amplifier output. The combination of the two prevents instability when using certan power meters

In switch U4, A and B are open, C is closed in INT or EXT DET mode. The opposite is true in MTR mode

## MAIN ALC AMPLIFIER, BLOCK L UNLEVEL SIGNAL, BLOCK M

Both inputs to integrator U9 are at virtual ground under leveled power conditions, allowing for immediate response to an input error voltage.

R15 optimizes the speed at which the loop responds to power level changes.
L RFB goes low during bandswitching to blank the RF power, thus preventing the loop from saturating. When the HP 8350 [RF BLANK] key is pressed, L RFB goes low during retrace and U1D closes, pulling current through C4, forcing TP5 high and turning on the PIN modulators.

Under unleveled conditions, VR2 and VR3 will clamp the output of U9 at approximately +5 and -7 volts, preventing negative or positive saturation. When the output of U9 approaches -2 volts, comparator U10 activates the front panel LED indicating unleveled power.

U8D is not used.
Collector current in common-base transistor Q1 is exponentially related to the base-emitter voltage. PIN modulators are driven exponentially to maintain constant loop gain.

Emitter follower Q2, CR5, and CR4 control the gain of the exponential current drive.

## PIN MOD 0 DRIVER, BLOCK 0 PIN MOD 1 DRIVER, BLOCK N

R101 and R105 compensate for the loss of modulator sensitivity with decreasing bias current. R101 is factory selected to make the modulator characteristics for band 0 match the modulator characteristics for bands 1 through 3 as closely as possible.

Q15 (BLOCK 0 ) or Q14 (BLOCK $N$ ) increase the isolation between band 0 and band 1 by shulting off the modulator in the inactive band. Q12 and Q13 provide square wave modulation and RF blanking when selected

R92 is factory selected to match the modulator for best square wave modulation symmetry.


NOTE
DARKER LINES REPRESENT THE BAND 0 aND BAND $1-3$ LEVELING LOOPS LIGHTER LINES REPRESENT CIRCUITRY WHICH CONTRIBUTES TO, BUT IS NOT CONTANED WITHIN, ETTHER LOOP.

Figure 8-31. Simplified ALC Block Diagram

Table 8-15. A4P1 Pin-Outs
A4P1

| PIN | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 23 \end{aligned}$ | $\begin{aligned} & \text { EXT DET RET } \\ & \text { EXT DET } \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \mathrm{J} 2 \\ & \mathrm{~J} 2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{P} \\ & \mathrm{~B} \end{aligned}$ |
| $\begin{aligned} & 2 \\ & 24 \\ & \hline \end{aligned}$ | L UNLVL EXT CAL | $\begin{gathered} \hline \text { OUT } \\ \text { IN } \\ \hline \end{gathered}$ | $\begin{gathered} \text { A6P1-40, A10J1-12 } \\ \text { A10 J1-41 } \end{gathered}$ | $\begin{aligned} & \hline \mathrm{M} \\ & \mathrm{H} \end{aligned}$ |
| $\begin{aligned} & 3 \\ & 25 \end{aligned}$ | PWR REF | OUT | NOT USED NOT USED | C |
| $\begin{aligned} & 4 \\ & 26 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { AM } \\ \text { FREO TRK V } \end{gathered}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{gathered} \text { P1-A4 } \\ \text { A10J1-36 } \end{gathered}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{i} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \hline 5 \\ & 27 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { PWR SW/COMP } \\ +5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \hline \text { A5P1-23 } \\ & \text { A3P1-6,7 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{P} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 6 \\ & 28 \end{aligned}$ | -15V | IN | $\begin{gathered} \text { NOT USED } \\ \text { P2-28 } \\ \hline \end{gathered}$ | P |
| $\begin{aligned} & \hline 7 \\ & 29 \end{aligned}$ | $\begin{aligned} & +10 \mathrm{~V} \\ & \mathrm{~L} R F B \end{aligned}$ | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{gathered} \hline \text { P1-8 } \\ \text { P2-56 } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{P} \\ \mathrm{~L}, 0 \end{gathered}$ |
| $\begin{aligned} & 8 \\ & 30 \end{aligned}$ | $\begin{aligned} & \hline \text { GND DIG } \\ & \text { GND DIG } \end{aligned}$ |  |  | $\begin{aligned} & \hline P \\ & P \end{aligned}$ |
| $\begin{aligned} & \hline 9 \\ & 31 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BD1} \\ & \mathrm{BDO} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{array}{r} \text { A3P1-9 } \\ \text { A3P1-31 } \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A}, \mathrm{C} \\ & \mathrm{~A}, \mathrm{C} \\ & \hline \end{aligned}$ |
| $10$ | $\begin{aligned} & \hline \mathrm{BD3} \\ & \mathrm{BD} 2 \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-10 } \\ & \text { A3P1-32 } \end{aligned}$ | $\begin{aligned} & \mathrm{A}, \mathrm{C} \\ & \mathrm{~A}, \mathrm{C} \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 11 \\ 33 \end{gathered}$ | $\begin{aligned} & \hline \text { BA1 } \\ & \text { BAD } \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-11 } \\ & \text { A3P1-33 } \end{aligned}$ | $\begin{aligned} & \mathrm{A}, \mathrm{C} \\ & \mathrm{~A}, \mathrm{C} \end{aligned}$ |
| $\begin{gathered} 12 \\ 34 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{BA} 3 \\ & \mathrm{BA2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-12 } \\ & \text { A3P1-34 } \end{aligned}$ | $\begin{aligned} & \mathrm{A}, \mathrm{C} \\ & \mathrm{~A}, \mathrm{C} \end{aligned}$ |
| $\begin{gathered} 13 \\ 35 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD5} \\ & \mathrm{BD4} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-13 } \\ & \text { A3P1-35 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $14$ | $\begin{aligned} & \mathrm{BD7} \\ & \mathrm{BD6} \end{aligned}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \text { A3P1-14 } \\ & \text { A3P1-36 } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 15 \\ 37 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { GND ANLG } \\ & \text { GND ANLG } \end{aligned}$ |  |  | P |
| $\begin{gathered} 16 \\ 38 \\ \hline \end{gathered}$ | $\begin{aligned} & +20 \mathrm{~V} \\ & +15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{gathered} \hline \text { NC } \\ \text { P2-29 } \end{gathered}$ | $\begin{aligned} & \hline \mathrm{P} \\ & \mathrm{P} \end{aligned}$ |
| $\begin{gathered} 17 \\ 39 \end{gathered}$ | $\begin{aligned} & -10 \mathrm{~V} \\ & -40 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { P1-13 } \\ & \text { P1-11 } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{P} \\ & \mathrm{P} \end{aligned}$ |
| $\begin{gathered} 18 \\ 40 \\ \hline \end{gathered}$ | L INST1 SQ MOD | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{gathered} \hline \text { A3P1-8 } \\ \text { P2-26 } \end{gathered}$ | $\begin{aligned} & \hline \mathrm{A}, \mathrm{C} \\ & \mathrm{~K}, \mathrm{O} \end{aligned}$ |
| $\begin{gathered} 19 \\ 41 \\ \hline \end{gathered}$ | $\begin{gathered} \text { MOD } 1 \\ \text { L PULSE } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OUT } \\ \text { IN } \end{gathered}$ | $\begin{gathered} \text { A10-E1 } \\ \text { A6P1-25 } \end{gathered}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~K} \end{aligned}$ |
| $\begin{gathered} 20 \\ 42 \\ \hline \end{gathered}$ | INT DET 1 INT DET RET | $\begin{aligned} & \hline \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { CR1 } \\ & \text { CR1 } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B} \\ & \mathrm{~B} \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 21 \\ 43 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { INT DET } 0 \\ & -10 \mathrm{~V} \text { REF } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \text { A10-E4 } \\ & \text { A8P1-3 } \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{C} \end{aligned}$ |
| $22$ | $\begin{gathered} \text { MOD DRIVE } \\ \text { MOD } 0 \end{gathered}$ | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \\ & \hline \end{aligned}$ | NOT USED A10J5-16 | $\begin{aligned} & \mathrm{L} \\ & \mathbf{0} \end{aligned}$ |




HP P/N 83592-60132

Figure 8-33. A4 ALC Component Locations


## Troubleshooting the A5 FM Driver Assembly

## INTRODUCTION

For troubleshooting purposes, the A5 FM driver is divided into three groups.
YO/SYTM main coil FM driver and YO FM coil driver circuits
FM configuration control circuits
Power sweep and ALC flatness adjustment circuits

## YO/SYTM MAIN COIL FM DRIVER AND YO FM COIL DRIVER TROUBLESHOOTING

The most likely indication of a failure in these circuits is unpredictable or no FM operation. A failure in these circuits can also cause excessive residual FM or frequency offset.

Troubleshooting is divided into two ranges of modulation frequency. For FM frequencies less than or equal to 700 Hz , Table $8-16$ provides voltages for troubleshooting. For FM frequencies greater than or equal to 700 Hz , Figure $8-36$ provides waveforms for troubleshootıng. The voltages and waveforms are arranged horizontally by test point and vertically by the FM input frequency. Figure 8-35 shows the test setup required to obtain the waveforms.

Table 8-16. LO Frequency FM Troubleshooting Voltages

| Setup Condition | U7-7 | TP2 |  | TP3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $20 \mathrm{MHz} / \mathrm{V}$ | $6 \mathrm{MHz} / \mathrm{V}$ | $20 \mathrm{MHz} / \mathrm{V}$ | $6 \mathrm{MHz} / \mathrm{V}$ |
| FM INPUT $=100 \mathrm{~Hz}$ <br> A5TP11 $=1 \mathrm{~V}$ p-p <br> F P Phaselock (A3S1-8 Closed) | 0.8Vp-p All Bands | 0.8Vp-p All Bands | 0.48 Vp -p <br> All Bands | Band $0=08 \mathrm{Vp}-\mathrm{p}$ <br> Band $1=08 \mathrm{~V} p-\mathrm{p}$ <br> Band $2=0.4 \mathrm{Vp-p}$ <br> Band $3=0.28 \mathrm{Vp}-\mathrm{p}$ | Band $0=0.48 \mathrm{Vp}-\mathrm{p}$ <br> Band $1=0.48 \mathrm{Vp}-\mathrm{p}$ <br> Band 2 $=0.24 \mathrm{Vp}-\mathrm{p}$ <br> Band $3=0.16 \mathrm{Vp}-\mathrm{p}$ |
| FM INPUT $=100 \mathrm{~Hz}$ <br> A5TP11 = 1Vp-p <br> AUX OUT Phaselock (A3S1-8 Open) | 0.8Vp-p <br> All Bands | Band $0=0.8 \mathrm{Vp}$-p <br> Band $1=0.8 \mathrm{Vp}-\mathrm{p}$ <br> Band $2=3.2 \mathrm{Vp}-\mathrm{p}$ <br> Band $3=4.8 \mathrm{Vp}-\mathrm{p}$ | Band $0=048 \mathrm{Vp}$-p <br> Band $1=0.48 \mathrm{Vp}-\mathrm{p}$ <br> Band 2 $=0.96 \mathrm{Vp}-\mathrm{p}$ <br> Band $3=1.44 \mathrm{Vp}-\mathrm{p}$ | 0.8Vp-p All Bands | 048 Vp -p All Bands |
| FM INPUT $=700 \mathrm{~Hz}$ <br> A5TP11 = 1Vp-p <br> FP Phaselock (A3S1-8 Closed) | $0.64 \mathrm{Vp}-\mathrm{p}$ All Bands | 064 Vp -p All Bands | $0.2 \mathrm{Vp}-\mathrm{p}$ <br> All Bands | Band $0=064 \mathrm{Vp}-\mathrm{p}$ <br> Band $1=064 \mathrm{Vp}-\mathrm{p}$ <br> Band $2=032 \mathrm{Vp-p}$ <br> Band $3=022 \mathrm{Vp}-\mathrm{p}$ | Band $0=0.2 \mathrm{Vp-p}$ <br> Band $1=0.2 V_{p-p}$ <br> Band $2=01 \mathrm{Vp}-\mathrm{p}$ <br> Band $3=0.07 \mathrm{Vp}-\mathrm{p}$ |
| FM INPUT $=700 \mathrm{~Hz}$ <br> A5TP11 $=1 \mathrm{Vp} p \mathrm{p}$ <br> AUX OUT Phaselock (A3S1-8 Open) | 064Vp.p All Bands | Band $0=0.64 \mathrm{Vp}-\mathrm{p}$ <br> Band $1=0.64 \mathrm{Vp}-\mathrm{p}$ <br> Band 2 $=1.28 \mathrm{~V} p-\mathrm{p}$ <br> Band $3=1.9 \mathrm{Vp}-\mathrm{p}$ | Band $0=0.2 \mathrm{Vp}-\mathrm{p}$ <br> Band $1=0.2 \mathrm{Vp}-\mathrm{p}$ <br> Band 2=0.4Vp-p <br> Band $3=0.6 \mathrm{~V} p-\mathrm{p}$ | $0.68 \mathrm{Vp}-\mathrm{p}$ All Bands | $02 \mathrm{Vp-p}$ All Bands |

NOTE. Before altering the switch settings on A3S1, write down the present configuration Return the switches to their original status after troubleshootıng.

Prior to performing the test procedure, preset the A3S1 configuration switch sections 5, 6, and 8 to the closed (0) position. Several of the troubleshooting waveforms require different switch settings. A description of each switch setting follows.

For $6 \mathrm{MHz} / \mathrm{V}$ sensitivity - set A3S1-5 to the open (1) position.
For $20 \mathrm{MHz} / \mathrm{V}$ sensitivity - set A3S1-5 to the closed ( 0 ) position.
For DC coupled mode - set A3S1-6 to the open (1) position.
For cross-over coupled mode - set A3S1-6 to the closed (0) position.
For front panel phaselock mode - set A3S1-8 to the closed ( 0 ) position.
For the AUX OUT phaselock mode - set A3S1-8 to the open (1) position.


Figure 8-35. A5 Troubleshooting Test Setup
NOTE: The HP 8350 front panel [INSTR PRESET] key must be pressed after each switch position change in order for the selection mode to take effect.

1. Adjust the function generator frequency and amplitude controls to obtain a 1 volt peak-to-peak waveform at TP11 for the frequency tested.
2. Verify the waveforms and voltages in the corresponding row.


Figure 8-36. A5 Troubleshooting Waveforms (1 of 2)

U10 Pin 6 Cross-over Coupled $-20 \mathrm{MHz} / \mathrm{V}$

TP6
Cross-over Coupled $-20 \mathrm{MHz} / \mathrm{V}$ F.P. Phaselock

TP6
Cross-over Coupled $-20 \mathrm{MHz} / \mathrm{V}$ AUX OUT Phaselock

FM INPUT $=700 \mathrm{~Hz}$
TPII = $1 \mathrm{Vp-p}$
SCOPE $=1 \mathrm{~ms} /$ DIV

1V/DIV


Band $0=24 \mathrm{Vp}-\mathrm{p}$ Band $1=2.4 \mathrm{Vp}-\mathrm{p}$ Band $2=1.2 \mathrm{Vp}-\mathrm{p}$ Band $3=0.8 \mathrm{Vp}-\mathrm{p}$

2V/DIV


Band $0=7.2 \mathrm{Vp}$ p
Band $1=7.2 \mathrm{Vp} \cdot \mathrm{p}$ Band 2 $=3.6 \mathrm{Vp}-\mathrm{p}$ Band $3=2.4 \mathrm{Vp}-\mathrm{p}$

2V/DIV


2V/DIV


Figure 8-36. A5 Troubleshooting Waveforms (2 of 2)

## FM CONFIGURATION CONTROL CIRCUITS TROUBLESHOOTING

The FM configuration control circuits include the address decoder, control latches, relays K1 and K2, and analog switches U3C and U11. Incorrect or no operation in a specific configuration mode is the most likely result of a failure in these circuits. The troubleshooting procedure for these circuits uses several of the HP 8350 sweep oscillator operator initiated self tests. Separate tests for each section of the configuration control circuits are provided in the following paragraphs

## Address Decoder

Check proper address decoder operation by performing a minor address decoder self test.
Press [SHIFT] [5] [4] minor address decoder test
Check the address decoder outputs LEN4, LEN5 and LEN6 as shown in Figure 8-37.


Figure 8-37. Address Decoder Timing Diagrams

## Control Latches

Control latches U6 and U16 are checked by performing a hexadecimal data rotation write to U6 and U16, and then checking the outputs for the waveforms shown in Figure 8-2. The oscilloscope should be triggered from pin 15 of the addressed data latch.

Exercise U16 with hex data rotation write.

```
Press [SHIFT][0][0] hex data mode
[2] [GHz] [0] [4]
address location 2CO4 (U16)
[M4]
hex data rotation write
```

Check the outputs of U16 against waveforms shown in Figure 8-2.
To check control latch U6, press [INSTR PRESET] then repeat the above key entry sequence using address location 2C06.

Relays K1 and K2
A known FM input is applied and the waveform at TP4 is monitored. The hex data write feature of the HP 8350 is used to control relays K1 and K2. Connect the equipment as shown in Figure 8-35. Adjust the function generator for a $500 \mathrm{~Hz}, 1 \mathrm{~V}$ peak-to-peak output with a +0.5 VDC offset (use function generator offset control)

To check relay K1:

```
Press [SHIFT][0][0] hex data mode
    [2] [GHz] [0] [4] address location 2C04 (U16)
    [M2][.][8] hex data write A8
```

Relay K1 should be open. Verify that there is a signal centered around 0 VDC at TP4.
Press [M2] [8] [8] hex data write 88
Relay K1 should now be closed. Verify that the signal at TP4 is offset from being centered around 0 VDC.

To check relay K2:
Press [M2] [BK SP] [8] hex data write F8
Relay K2 should be closed. Note the level of the signals at TP3 and TP4.
Open relay K2:
Press [M2] [dBm] [0] hex data write E8
Relay K2 should now be open. Verify that the level of the signals at TP3 and TP4 is less than previously noted.

## High/Low FM Switching

Analog switches U3C, U13A, and U11 are checked by using the hex data write feature of the HP 8350 to control the switches. A known FM input is applied and switch operation is verified.

Connect equipment as shown in Figure 8-35. Adjust the function generator for a $500 \mathrm{~Hz}, 1 \mathrm{~V}$ peak-topeak output.

```
Press [SHIFT] [0][0] hex data mode
    [2][GHz][0] [4] address location 2CO4 (U16)
    [M2] [dBm] [8]
hex data write E8
```

Analog switches U3C and U13A should be closed Verify there is a sıgnal at TP3 and TP2.
Press [M2] [dBm] [0] hex data write E0
Analog switches U3C and U13A should be open. Verify that there is no signal at TP3 and TP2
Press [M2] [dBm] [8] hex data write E8
Analog switch U11 should be set to the zero position. Verify that a signal is present at TP6.
Press [M2] [dbm] [GHz] hex data write EC
Analog switch U 11 should be set to the one position Verify that no signal is present at TP6.

## POWER SWEEP/ALC ADJUSTMENTS TROUBLESHOOTING

The most likely indication of a failure in these circuits is either incorrect or no operation of the power sweep function or inability to adjust the output power flatness. The power sweep DAC U17 is exercised by initiating the power sweep DAC self test, and the DAC output is checked at TP8.

Press [SHIFT] [5] [1] power sweep DAC self test
Verify that the waveform at TP8 corresponds with the waveform in Figure 8-38.


Figure 8-38. Power Sweep DAC Self Test Waveform

## A5 FM Driver, Circuit Description

## GENERAL

The A5 FM driver is divided into three major sections: the YO/SYTM main coil FM drivers, the YO FM coil driver, and the ALC flatness adjustments and power sweep circuits for the A4 ALC assembly.

The FM input signal from the rear panel of the HP 8350 sweep oscillator provides the input to both the YO/SYTM main coil and FM coil driver circuits. For low frequency FM inputs, the YO and SYTM band select amplifiers scale and buffer the FM signal to produce outputs that are summed with the tuning voltage on their respective driver boards assemblies (A7 SYTM driver and A8 YO driver). Thus, these low frequency FM outputs are an extra tuning voltage input to the YO and SYTM drivers, and may be used for phase locking, frequency offsetting, or low frequency FM applications (where up to 75 MHz deviations are required). The FM coil driver scales and buffers the FM input signal to produce the current drive for the FM coil in the YIG oscillator for smaller deviation but wideband (up to 10 MHz ) FM applications. A current drive for the SYTM is not necessary because the SYTM bandwidth is wide enough to pass small frequency variations. Relay switches provide the option of selectable sensitivities of -6 or $-20 \mathrm{MHz} /$ Volt and/or DC coupling the FM input to the FM coil driver circuits. In the DC coupling mode, the main coll driver is shut off and the FM coil driver operates over the frequency range of DC to 10 MHz with $-20 \mathrm{MHz} / \mathrm{Volt}$ sensitivity. The relay switches are controlled by the state of the configuration switch on the A3 digital interface assembly.
The ALC flatness adjustments circuit is used to flatten output power versus frequency by introducing an error voltage into the ALC reference channel. The power sweep circuit is activated by the front panel POWER SWEEP pushbutton and produces a scaled ramp that is summed with the ALC reference voltage causing the output power to increase level versus sweep (the amount of which is selected on the front panel).

## YO AND SYTM MAIN COIL FM DRIVERS, BLOCKS C, D, and H

The YO and SYTM mann coil FM drivers scale and buffer the HP 8350 rear panel FM input signal for FM frequencies between DC and 700 Hz to produce two outputs which are summed with the tuning voltage for the YO main coil on the A8 YO driver assembly and the SYTM on the A7 SYTM driver assembly. Low frequency amplifier/filter and the YO and SYTM band select amplifiers make up the YO and SYTM main coil FM driver. The FM input signal is filtered by 700 Hz low-pass filter R2/C1 and buffered by difference amplifier U7A. The gain of U7A is approximately 1.4. The output of U7A drives both the YO and SYTM band select amplifier circuits. Relay K2 is used to control the overall gain of inverting amplifiers U7B and U14D for the two sensitivities by changing the value of the input resistance. Relay K2 is either open or closed (shorting across parallel resistors R8 and R78) according to the state of control line $6 \mathrm{MHz} / \mathrm{VEL}(1=-6 \mathrm{MHz} / \mathrm{Volt}, 0=-20 \mathrm{MHz} /$ Volt sensitivity). The state of control line $6 \mathrm{MHz} / \mathrm{V}$ SEL is determined by the position of the configuration switch on the A3 digital interface assembly. Since the SYTM may be tuned to the second or third harmonic of the YO, the LO FM outputs to the YO and SYTM drivers must be scaled according to the band of operation. This scaling is accomplished by the YO and SYTM band select adplifier circuits. The gain of each amplifier is set by the YO and SYTM SEL inputs to the analog switches in their feedback paths. Table $8-17$ lists the logic levels of these lines for each band. The YO band select amplifier output (TP3) is summed directly with main coil tuning voltage on the A8 YO driver assembly and the SYTM band select amplifier output (TP2) is summed directly with the SYTM tuning voltage on the A7 SYTM driver assembly. The YO and SYTM band select amplifiers are shut off with analog switches U3C and U13A when the DC coupling mode is selected (on the A3 assembly configuration switch) causing control line L LO FM OFF (Low = Low Frequency FM OFF) to be true.

Table 8-17. YO and SYTM Gain Select Truth Table

|  | Front Panel Phase Lock ( A S $^{\text {S } 1-8=0}$ ) |  |  |  | Aux Out Phase Lock (A3S1-8=1) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | B0 | B1 | B2 | B3 | B0 | B1 | B2 | B3 |
| YO SEL 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| YO SEL 2 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| YO SEL 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SYTM SEL 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| SYTM SEL 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| SYTM SEL 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

## YO FM COIL DRIVER, BLOCKS E, F, and I

The YO FM coil driver scales and buffers the HP 8350 rear panel FM input for frequencies between DC and 10 MHz to produce an output current that drives the YO FM coll. The FM coll driver is made up of a high-pass filter, buffers Q5A and Q5B, video amplifier U10, operational amplifier U19, and unity gain follower U20. The high pass filter is made up of capacitors C2 through C6 and resistors R11 and R12. The filter has a 3 dB cutoff frequency of about 700 Hz . When the FM driver is configured for the "crossover" mode as determined by the position of the configuration switch on the A3 digital interface assembly, the FM coil driver passes FM input signals above 700 Hz and the low-pass filter in the main coil driver circuits will pass signals below 700 Hz . If the DC coupling mode is selected, the main coll driver is shut off and control line L DC COUPLE is true, activating relay K1 This shorts the high pass filter network, and the FM driver is active for frequencies of DC to 10 MHz .

Selectable sensitivities of $-6 \mathrm{MHz} /$ Volt and $-20 \mathrm{MHz} /$ Volt are available and determined by the state of control line $6 \mathrm{MHz} / \mathrm{VSEL}(1=-6 \mathrm{MHz} / \mathrm{V}, 0=-20 \mathrm{MHz} / \mathrm{V})$. When $6 \mathrm{MHz} / \mathrm{V}$ SEL is high, relay K 2 is open and the FM input is scaled by a resistive divider made up of R11 and R12. When $6 \mathrm{MHz} / \mathrm{V}$ SEL is low, relay K2 is activated, shorting capacitors C4-C6 and resistor R11. The combination of C2, C3 and R12 still form a high pass filter with a cutoff of 700 Hz . Note that in the DC coupled mode the sensitivity is always $-20 \mathrm{MHz} /$ Volt.

The output of the filter network is limited to about $\pm 3 \mathrm{~V}$ with a network made up of VR1, VR2, R14, R15, CR3, and CR4. Q5A and Q5B are connected as emitter followers and buffer the output of the filter network to video amplifier U10. Analog switch U11 is always set to switch position zero. Frequency response shaping to compensate for the roll-off versus frequency of the FM coil is produced by the network made up of C11, C12, C14, R21, R22, R23, R75, and L1 connected across pins 9 and 4 of U10. This network is actually in the emitter of the input differential amplifier of U10 producing greater gain with decreasing impedance. Figure 8-39 shows the approximate response versus frequency of the YO FM coil and the compensation network. Adjustments R19 (FM OFFSET), R75 (H1), and C14 (LO) adjust the shape of the compensation network response.


Figure 8-39. Plot of FM Coil Response Versus Frequency
The differential output of U10 drives the wideband output current driver, U19 and U20. The voltage difference between the outputs of U10 at pins 6 and 7 is converted to a proportional current which directly drives the YO FM coil. The overall voltage gain of the output current driver is determined by the YO SEL inputs to analog switches U12B, C and D and is selected according to the frequency band of operation. Resistive divider R30 through R32 sets the FM coil drive scale factor.

## ADDRESS DECODER, BLOCK A

Address decoder U18 generates three control lines (LEN 4, LEN5 and LEN 6) by decoding the state of address lines BAO through 3 and control line LINST 1. LEN 4 (Low Enable 4) and LEN 6 (Low Enable 6) load data into the control latches and LEN 5 (Low Enable 5) loads data into the power sweep DAC.

## CONTROL LATCHES, BLOCK C

Control latch U6 stores the state of six control lines that are used to control the amplification factor of the FM input signal according to the frequency band of the RF output (bands 0 through 3). The control lines are loaded into U6 from data bus lines BD0 through BD5 when the LEN 6 signal from U18 makes a low to high transition.

Control latch, U16, stores the state of four control lines that are used to set the signal path and amplification factor of the FM input signal. The state of the control lines is determined by the position of switches 5 and 6 of the configuration switch on the A3 digital interface assembly. The control lines are loaded into U 16 from data bus lines BD2 through BD5 when the LEN 4 signal from U18 makes a low to high transition.

## ALC FLATNESS ADJUSTMENTS, BLOCK I

The purpose of the ALC flatness adjustment circuit is to produce an RF OUTPUT signal that is as flat as possible across the entire frequency band. The input of the ALC flatness circuit is a 0 to 5 Volt ramp (in full sweep) labeled FREQ TRK $V$ (frequency tracking voltage). This ramp is dependent on the START and STOP frequency settings, so it will always be at least a portion of the 0 to 5 volt range.

The FREQ TRK $V$ ramp is applied to four parallel circuits, each one adjusted to take effect at a different frequency (i.e., voltage threshold of FREQ TRK $V$ ) as the sweep progresses from START to STOP. Since the four circuits are identical (Q1, Q2, Q3, Q4), only the Q1 circuit will be discussed. Q1A is connected as a diode, is always conducting, and is in the circuit for temperature compensation of Q1B. The setting of adjustment BP1 (R34) determines at what point on the input ramp Q1B will conduct. When the summing point at the junction of U2C and R33 is at zero volts or greater, Q1B will conduct. The junction of resistors U1B and U1A form another summing point. U1B applies a positivegoing ramp from Q1B to this summing point, and a negative-going ramp comes through U1A from the output of U14C. Slope adjustment SL1 adjusts the amount of negative-going ramp contributed to the summing junction through U1A, and thus determines the resultant contribution of the Q1 circuit to the input of U14A. That is, the resultant signal may be either a positive-going ramp or a negative-going ramp as required to make the RF OUTPUT signal flat over that frequency segment.

The composite correction signal from the four flatness adjustment circuits ( Q 1 through Q4) are summed at the input of U14A. This composite correction signal, PWR/SWP COMP, is then applied to the power level reference circuit of the A4 ALC assembly. TP1 shows this composite correction signal. Overall tilt is adjusted by SLP (slope) adjustment R48.

## POWER SWEEP, BLOCK H

When POWER SWEEP mode is selected at the front panel, LEN 5 (Low Enable 5) is generated by U18, enabling U17 on. This allows power sweep data from data lines BDO through BD7 to be loaded into U17. This data selects the gain of U14B by connecting or removing resistors in series with the input to U14B. The signal path of VSW ( 0 to +10 V ) is through the selected gain resistors in U 17 to the input, pin 6, of U14B. The feedback resistor for U14B is also within U17 and is internally connected to the input of the amplifier stage. The output of U14B is summed with the ALC flatness signal at the input of U14A and then goes to the power level reference circuit of the A4 ALC assembly.

When the plug-in front panel SLOPE key is depressed, data lines BDO through BD7 redefine the gain of the power sweep circuit to compensate the slope of the RF output in $\mathrm{dB} / \mathrm{GHz}$.

Table 8-18. A5P1 Pin-Outs

| A5P1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PIN | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| $\begin{aligned} & \hline 1 \\ & 23 \end{aligned}$ | SYTM LO FM PWR SW/COMP | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { A7P1-1 } \\ & \text { A4P1-5 } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{aligned} & \hline 2 \\ & 24 \end{aligned}$ | YO LO FM FREQ TRK V | $\begin{aligned} & \text { OUT } \\ & \text { IN } \end{aligned}$ | $\begin{gathered} \text { A8P1-1 } \\ \text { A2J1-36 } \end{gathered}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{aligned} & 3 \\ & 25 \\ & \hline \end{aligned}$ | VSW | IN | $\begin{gathered} \hline \text { NOT USED } \\ \text { P2-64 } \\ \hline \end{gathered}$ | G |
| $\begin{aligned} & \hline 4 \\ & 26 \end{aligned}$ |  |  | NOT USED NOT USED |  |
| $\begin{aligned} & \hline 5 \\ & 27 \end{aligned}$ | $\begin{gathered} \hline \mathrm{LINST1} \\ +5 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { A3P1-8 } \\ \text { A3P1-6, } 7 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \hline 6 \\ & 28 \\ & \hline \end{aligned}$ | -15V | IN | $\begin{gathered} \hline \text { NOT USED } \\ \text { P2-28 } \end{gathered}$ | K |
| $\begin{aligned} & \hline 7 \\ & 29 \\ & \hline \end{aligned}$ | $+10 \mathrm{~V}$ | IN | $\begin{gathered} \text { P1-8 } \\ \text { NOT USED } \\ \hline \end{gathered}$ | K |
| $\begin{aligned} & 8 \\ & 30 \end{aligned}$ | $\begin{aligned} & \text { GND DIG } \\ & \text { GND DIG } \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ |
| $\begin{aligned} & \hline 9 \\ & 31 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BD1} \\ & \mathrm{BDO} \end{aligned}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{array}{r} \hline \text { A3P1-9 } \\ \text { A3P1-31 } \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{B}, \mathrm{G} \\ & \mathrm{~B}, \mathrm{G} \end{aligned}$ |
| $\begin{gathered} 10 \\ 32 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD} 3 \\ & \mathrm{BD} 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-10 } \\ & \text { A3P1-32 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{B}, \mathrm{G} \\ & \mathrm{~B}, \mathrm{G} \end{aligned}$ |
| $\begin{gathered} 11 \\ 33 \\ \hline \end{gathered}$ | BA1 | $\begin{aligned} & \mathrm{IN} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \text { A3P1-11 } \\ & \text { A3P1-33 } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 12 \\ 34 \end{gathered}$ | $\begin{aligned} & \text { BA3 } \\ & \text { BA2 } \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \text { A3P1-12 } \\ & \text { A3P1-34 } \end{aligned}$ | $\begin{aligned} & \hline A \\ & A \\ & \hline \end{aligned}$ |
| $\begin{gathered} 13 \\ 35 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD5} \\ & \mathrm{BD4} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \text { A3P1-13 } \\ & \text { A3P1-35 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{B}, \mathrm{G} \\ & \mathrm{~B}, \mathrm{G} \end{aligned}$ |
| $\begin{gathered} \hline 14 \\ 36 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD7} \\ & \mathrm{BD6} \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-14 } \\ & \text { A3P1-36 } \end{aligned}$ | $\begin{aligned} & \mathrm{G} \\ & \mathrm{G} \\ & \hline \end{aligned}$ |
| $\begin{gathered} 15 \\ 37 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { GND ANLG } \\ & \text { GND ANLG } \end{aligned}$ |  | NOT USED | J |
| $\begin{gathered} \hline 16 \\ 38 \\ \hline \end{gathered}$ | $\begin{array}{r} +20 \mathrm{~V} \\ +15 \mathrm{~V} \\ \hline \end{array}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { NOT USED } \\ \text { P2-29 } \end{gathered}$ | K |
| $\begin{gathered} 17 \\ 39 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline-10 \mathrm{~V} \\ & \text { FM RET } \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { P1-13 } \\ & \text { P1-A3 } \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{K} \\ \mathrm{C}, \mathrm{E} \end{gathered}$ |
| $\begin{gathered} 18 \\ 40 \\ \hline \end{gathered}$ | FM $\mathbb{N}$ | IN | $\begin{gathered} \hline \text { NOT USED } \\ \text { P1-A3 } \\ \hline \end{gathered}$ | C,E |
| $\begin{gathered} \hline 19 \\ 41 \\ \hline \end{gathered}$ | FM RET | IN | $\begin{gathered} \hline \text { NOT USED } \\ \text { P1-A3 } \\ \hline \end{gathered}$ | C,E |
| $\begin{gathered} 20 \\ 42 \end{gathered}$ | HI FREQ FM RET | OUT | A13A1J1 NOT USED | I |
| $\begin{gathered} 21 \\ 43 \end{gathered}$ | HI FREQ FM | OUT | A13A1J1 NOT USED | 1 |
| $\begin{gathered} 22 \\ 44 \\ \hline \end{gathered}$ | HI FREQ FM RET | OUT | A13A1J1 NOT USED | 1 |




HP P/N 83592-60005

Figure 8-41. A5 FM Driver Component Locations


## Troubleshooting the A6 Sweep Control Assembly

## INTRODUCTION

The A6 sweep control assembly inverts and scales the tuning voltage (VTUNE) from the HP 8350 for use by the A7 SYTM driver and A8 YO driver. The A6 assembly also initates all bandswitch sequences.

NOTE: Unless specifically stated otherwise, the troubleshooting waveforms and voltages described below occur when the plug-in is sweeping across its full range (INSTR PRESET conditions).

## BUFFERED TUNING VOLTAGE

NOTE: The BVTUNE output is normally scaled by the variable gain amplifier only for multiband (sequential) sweeps (with the TV buffer output used for single band sweeps). However, the A3S1 configuration switch (position 1) may be set to disable the selection of the TV buffer output for single band sweeps. This procedure assumes that A3S1 switch position 1 is set to the open position, thus enabling the A6 assembly to change scaling of the BVTUNE signal for single band and multiband sweeps.

A failure with the BVTUNE signal may cause both the YO and SYTM to sweep between improper frequency endpoints, or not sweep at all. For a full band sweep ( 0.01 to 20 GHz ), the BVTUNE output at TP8 should be a series of 0 to -10 V ramps (See Figure 8-44) For a single band sweep (i.e. 0.01 to 2.4 GHz ), BVTUNE should be a single 0 to -10 V ramp.

1. If both waveforms are incorrect, verify the TV buffer output at TP5 (Figure 8-44).
2. If BVTUNE is incorrect for only the full band sweep, the problem is most likely with the bandswitch DAC, variable gain amplifier, or the bandswitch circuitry. (The TV buffer is verified in single band sweep.)
a. Check the bandswitch DAC output at TP1 as shown in Figure 8-44. If this signal is incorrect, run the bandswitch DAC test by entering [SHIFT] [5] [6]. Then check TP1 for the waveform shown in Figure 8-43.
b. Verify correct operation of the variable gain amplifier by checking waveforms at TP4 and TP7 according to Figure 8-44. If any of the voltage levels are slightly out of tolerance, perform the sweep control and band overlap adjustments in Section 5 . If the voltage at TP4 is OV, verify that analog switch U10D is open.
c. Verify operation of the bandswitch circuitry. Refer to the paragraphs titled Interrupt Control.
3. If BVTUNE is incorrect only for single band sweeps, verify that the SEQ BAND input to anaiog switch U10B,C is a logic low when sweeping only a single band. Also verify that configuration switch A3S1 switch number 1 is in the open position.


Figure 8-43. Bandswitch DAC Test Waveform




Figure 8-44. Buffered Tuning Voltage Waveforms

## INTERRUPT CONTROL

Symptoms of an interrupt failure may include loss of sweep, portions of the sweep trace missing, or failure to sweep across a bandswitch.

1. Verify operation of the bandswitch comparator by checking the FWD SWP BSW (U23 pin 7) and RTC BSW (U14 pin 7) waveforms as shown in Figure 8-45.
a. If the FWD SWP BSW signal is not correct, check the bandswitch DAC output at TP1 and the TV buffer output at TP5 as shown in Figure 8-44.
b. If the RTC BSW signal is incorrect, check the variable gain amplifier output at TP7. Also verify that the non-inverting input to U 14 is about OV during a sweep retrace.
2. With an oscilloscope, check the following edge-connector pins: P1-3 (L SIRQ), P1-1 (L RTS), and P1-23 (L SSRQ) The appropriate waveforms are shown in Figure 8-45.
a. LRTS should go low at the end of each forward sweep. If it does not, trace the problem back through the plug-in interconnect to the HP 8350.
b. LSIRQ should pulse low briefly for end-of-sweep interrupts. If these pulses are missing, but L RTS is present, suspect U2A, U8B, U16C, or control lines from U3.
c. LSIRQ should also pulse low for bandswitch interrupts. If these pulses are missing, but FWD SWP BSW and RTC BSW show the proper waveforms, suspect U2C/D, U8A, U16C, or control lines from U3.
d. If $L$ SIRQ stays low, or the pulses are exceptionally wide, check U3 with the procedure outlined in paragraphs titled Digital Control. If U3 is functioning, the HP 8350 microprocessor probably did not receive the interrupt. Trace this signal back to the HP 8350 .


Figure 8-45. Sweep Control/Interrupt Logic Waveform

## DIGITAL CONTROL

The address decoder and the data latches and output data buffer comprise the digital control for the A6 assembly. A failure in these components usually results in large frequency errors, and will often disable the bandswitch circuitry.

To check the address decoding circuitry enter [SHIFT] [5] [4] and perform the following:

1. Examine L INST1 (P1-18) for activity. If none is found, troubleshoot the A3 assembly.
2. If L INST1 is functional, check each of the LENn lines (U17) for the pulses shown in Figure 8-46. If these are incorrect, but the address lines show activity, replace U17. If the address lines seem locked high or low, troubleshoot the address buffer on the A3 assembly.
3. To check output buffer U13, press [INSTR PRESET]. Set the HP 8350 for a 5 -second sweep rate and make the following key entry:
```
Press [SHIFT] [0] [0]
    [2] [GHz] [0] [2]
    [M3]
```

```
hex data mode
```

hex data mode
address location 2C02 (U13)
address location 2C02 (U13)
hex data read

```
hex data read
```

The hex digits displayed in the HP 8350 front panel FREQUENCY/TIME window should change as the status read by U13 changes between forward sweep and retrace Raising the power level until the UNLEVELED light comes on should also change the status bit being read by U13.
4. Exercise U3 and U9 with hex data rotation write Enter:

| Press [SHIFT] [0] [0] | hex data mode |
| :---: | :--- |
| $[2][\mathrm{GHz}][0][0]$ | address location 2C00 (U3) |
| $[\mathrm{M} 4]$ | hex data rotation write |

Check the outputs of U3 against the waveforms shown in Figure 8-2. Verify operation of U9 by substituting hex address $2 \mathrm{CO1}$ (U9) in the procedure above.


Figure 8-46. A6 Address Decoder Timing Diagrams

## SRD AND PIN DIODE BIAS

A failure in the PIN diode bias circuit is indicated by a decrease or complete loss of RF output power for band 0 or bands 1 through 3. Check that the voltage at TP6 is +10 V for band 0 , and -4.8 V for bands 1 through 3.

A failure in the SRD bias circuit is usually indicated by low RF output power in bands 1 through 3. Check the voltage at TP3 is +5 V for band 0 and -5 V for band 1 . If these voltages are correct, perform the SRD bias adjustment in Section 5 .

## PULSE MODULATION

The pulse modulation crrcuit can be checked by entering an amplitude marker on the HP 8350 and checking for activity on the L PULSE and PULSE MOD outputs. If L PULSE has activity, but PULSE MOD does not, disconnect W6 at A16J4 to eliminate the possibility of the modulator loading down the signal.

# A6 Sweep Control, Circuit Description 


#### Abstract

GENERAL

The sweep control assembly buffers and scales the VTUNE (tuning voltage) from the HP 8350 mainframe for use by the A7 SYTM and A8 YO driver assemblies. The A6 assembly also controls each bandswitch sequence. The SRD (step recovery diode) and PIN (positive-intrinsIc-negative) diode bias circuit provides optimum biasing of the SYTM SRD for the frequency band selected and also biases the SYTM PIN diode switch to select the SYTM RF input for band 0 or bands 1 through 3. The pulse modulation circuit provides a drive current (PULSE MOD) to pulse modulate the RF output power. This modulation is initiated by the rear panel PULSE IN input or the amplitude marker from the HP 8350 mainframe.


## ADDRESS DECODER, BLOCK A

The A6 sweep control uses hexadecimal address locations 2C00 through 2COB. LINST1, BAO, BA1, and the L DAC EN output of U8D are decoded by the bandswitch DAC as hexadecimal addresses $2 \mathrm{C08}$ through 2COB. U17 is a 3-to-8 decoder that is enabled when LINST1 and address line BA3 are both low. U17 decodes address lines BAO through BA2.

## DATA LATCHES AND OUTPUT DATA BUFFER, BLOCK D

Two octal latches (U3 and U9) store various signals including the digital data for controlling the bandswitch comparator and sweep control/interrupt logic circuits. Each latch is clocked by a separate line from the address decoder to store the byte of data appearing on the data bus. The data is latched into U3 and U9 when their respective LEN clock inputs puise low. Refer to the various circuit function blocks for detailed descriptions of these control lines.

Output buffer U13 outputs data to the HP 8350 microprocessor that relates to the current status of the sweep. Data is output when the LEN2 clock input to U13 is pulsed low.

## TUNING VOLTAGE BUFFER AMPLIFIER, BLOCK B

U6 receives the tuning voltage from the HP 8350 mainframe and buffers it for use on the rest of the assembly. The circuit is arranged as a differential amplifier, with the tuning signal appearing at the inverting input and the cable shield at the non-inverting terminal. This provides good common mode rejection to eliminate noise picked up on the cable. The waveform at TP5 is an inverted ramp, ranging from 0 to -10V for single band sweeps (band $0,1,2$, or 3), or for sweeping the full frequency range of the plug-in. However, if the configuration switch (A3S1) in the A3 digital interface is selected for sequential sweep mode only, the tuning voltage (VTUNE) is not rescaled to a 0 to +10 V ramp for single band sweeps. Figure $8-44$ shows the tuning voltage waveform for a 0.01 to 20.0 GHz sweep.

## BANDSWITCH DAC, BLOCK C

Bandswitch DAC U18 provides an offset voltage at TP1 that is proportional to the next bandswitch point. This voltage is used as a reference voltage by the bandswitch comparator for initiating the next bandswitch sequence. This voltage is also summed with the output of the TV buffer in the variable gain amplifier.

U18 is a 12-bit multiplying DAC which scales a stable - 10 V REF voltage according to the binary pattern loaded at its inputs. Inverting amplifier U19 works with the DAC's internal feedback resistor to provide a programmable offset voltage between 0 and +10V at TP1. CR2 protects the DAC from turnon transients. C20 and the DAC's internal feedback resistor determine the bandwidth of the circuit.

For single band sweeps, the DAC is held in a reset condition by a logic low on the SEQ BAND input. This causes the voltage at TP1 to be held at 0 volts.

## VARIABLE GAIN AMPLIFIER, BLOCK E

The purpose of the varıable gain amplifier is to scale the tuning voltage input into a series of 0 to -10V ramps, with each ramp corresponding to a frequency band (band $0,1,2$, or 3 ). The bandswitch DAC output is summed in as an offset voltage to set the amplifier output to OV at the beginning of each band. Amplifier gain is changed by analog switch U4 selectıng a different feedback resistor for each band. Potentiometers R30, R28, R26, and R24 (B0 through B3) set the amplifier gain for each band. Analog switch U10D shorts across the feedback resistors for single band sweeps to disable the amplifier.

Figure 8-44 shows the relationship between the TV buffer output, bandswitch DAC output and the resultant variable gain amplifier output for a 0.01 to 20 GHz sweep

## SINGLE BAND SWITCHING, BLOCK G

The single band switching cırcuit selects between the varıable gain amplifier output and the TV buffer output to provide BVTUNE (buffered tune voltage) to the YO and SYTM driver assemblies. The SEQ BAND (sequential band) input to analog switch U10B determines which input is used for BVTUNE. When the RF plug-in is sweeping a single band only, SEQ BAND is a logic low, and the TV buffer output is selected. When the RF plug-in is in a multiband sweep or the configuration switch on A3 is set for sequential sweep mode only, SEQ BAND is a logic high, and the output of the variable gain amplifier is selected. U20 is a non-inverting voltage follower.

## BANDSWITCH COMPARATOR, BLOCK F

The bandswitch comparator circuit generates a FWD SWP BSW output to initiate each bandswitch during forward sweeps, and RTC BSW to generate each bandswitch during a sweep retrace.

A bandswitch point during a forward sweep is initiated by comparator U23. The buffered tuning voltage (TP5) appears at the inverting input of comparator U23. When the tuning voltage reaches a bandswitch point (as determined by the reference voltage applied to the non-inverting input of U23), the output of U23 changes. R42 provides hysteresis feedback to U23. If the selected frequency sweep does not require changing bands, switch U11D is opened, and R36 pulls the input to the comparator to +10 V disabling the bandswitch circuitry The reference voltage for comparator U23 (TP2) is supplied by the bandswitch DAC through operational amplifier U24A. This reference voltage is set during retrace or a bandswitch point to correspond to the next bandswitch point. The SP adjustment provides an offset to set accurate bandswitch points. During a sweep retrace, L RTS goes low to turn off Q7. This places a positve offset voltage at the inverting input of U24A and effectively disables comparator U23 during sweep retrace by offsetting the reference voltage beyond any bandswitch points generated by retrace comparator U14. FET Q1 is turned on when band 3 is selected; this grounds the comparator output to disable a bandswitch at the end of a sweep.

Retrace comparator U14 initiates a bandswitch during a sweep retrace each time the variable gain amplifier output (TP7) equals OV. During sweep retrace, the L RTS input (inverted by U22A) turns on FET Q3 to set a OV reference at the non-inverting input of comparator U14. The inverting input comes from the variable gain amplifier. Each time the amplifier output reaches 0V, comparator U14 outputs a logic high to initıate a bandswitch. During a forward sweep. FET Q3 is turned off, and a positive offset voltage is applied through R56 and R57. This offsets the reference input beyond any bandswitch points generated by the forward sweep bandswitch comparator (U23). When band 0 is selected, $\mathbf{Q} 2$ is turned on to disable comparator U14 from initiating a bandswitch at the end of a sweep retrace.

NOTE: Most of the signals discussed in this section are illustrated in Figure 8-45.

## SWEEP CONTROL/INTERRUPT LOGIC, BLOCK H

The sweep control/interrupt logic circuit provides the stop sweep (L SSRQ), blanking request (L BPRQ) and sweep interrupt (L SIRQ) signals at bandswitch points. End of sweep interrupt circuitry (U8B) provides requests for interrupts at the beginning or end of sweep.

Whenever the bandswitch comparator outputs an active FWD SWP BSW or RTC BSW the output of U2C goes high. Pin 13 of U2D is prevented from tracking pin 12 by C16. Consequently, the output of the EXOR, U2D, will go high everytime U2C changes states. Each pulse from U2D clocks flup-flop U8A.

The high output at U8A performs three functions:

1. U16B issues a L SSRQ (Low = stop sweep request) to halt the sweep ramp generator in the HP 8350 mainframe
2. U16A issues a L BPRQ (Low = blanking pulse request) for display blanking during bandswitching
3. U16C issues a L SIRQ (Low = sweep interrupt request) to alert the HP 8350 microprocessor that a bandswitch needs to be made.

The microprocessor now takes over control of the bandswitch by writing command bits to data latch U3. First, the SSHOLD (stop sweep hold) line goes high, maintaining the stop sweep (LSSRQ) and blanking (L BPRQ) requests. Simultaneously, the L SSRES (Low=stop sweep reset) line goes low, resetting U8A and clearing the interrupt request (LSIRQ). The microprocessor now reads buffer U13 to determine what caused the sweep interrupt request (forward sweep bandswitch, retrace bandswitch, start or end of retrace, or the unleveled indicator turned on). Based on this information, the microprocessor blanks the RF power (when L RFBRQ goes low), updates the DACs, change the variable gain amplifier gain, changes varıous band-dependent control lines, and readies the plug-in for sweeping the new band. After the YO has settled, the RF power is turned back on. After the RF power has come up, the sweep is resumed and the display is unblanked by releasing the SSHOLD line. The time intervals required for YO settling and RF power-up are provided by the programmable counter on the A3 digital interface assembly.

In addition to bandswitch points, the microprocessor is also interrupted at the beginning and end of each sweep. Each time L RTS (Low = retrace strobe) changes from high to low, or low to high, U2A pulses high. (Pin 2 of U2A is prevented from tracking pin 1 by C17. Consequently, the output of EXOR U2A will pulse high everytime L RTS changes states). Each pulse from U2A clocks flip-flop U8B. The non-inverting output of U8B is ORed together with the bandswitch interrupt to pull L SIRQ low and request microprocessor attention. L RTS is read through U13 to determine whether the forward sweep is beginning ( $L$ RTS $=$ high) or ending ( $L$ RTS = low). U8B is then reset by LES RES, and the microprocessor services the interrupt.

L RFBRQ goes low during bandswitch and sends an RF blank request to the HP 8350 to produce the blanking signal L RFB for the A4 ALC assembly.

## SRD AND PIN DIODE BIAS, BLOCK I

The SRD and PIN diode bias circuit provides two bias voltages for the switched YTMi. The PIN SW output biases the PIN diode in the SYTM to select either the band O RF or the bands 1 through 3 RF as the input to the SYTM. In band 0 , analog switch U11C is opened to apply positive bias to the diode and enable band 0 . For bands 1 through 3, analog switch U11C is closed, and a negative bias is applied to the diode, enabling bands 1 through 3.

The step recovery diode in the SYTM is biased by SRD BIAS. This bias is optimized for each band and changes in power level. Voltage follower/subtractor U24 provides a voltage for optimum biasing of the SRD for each frequency band. BVTUNE is applied to both inverting and non-inverting inputs. If only BVTUNE was applied (and both inputs have the same gain) the U24 output would always be zero volts. Analog switches U11A and U11B sum in offset voltages for band 1 resulting in a large negative bias to ensure maximum feedthrough of the fundamental oscillator frequency. Analog switches U1D, U1B and U1C provide an offset and affect the non-inverting input gain. As a result, the U24 output for bands 2 through 3 is offset from OV (as determined by the two band " L " adjustments) with the slope determined by the two band " H " adjustments.

U26 is a variable gain differential amplifier that provides an output current for bands 2 and 3 for controlling the SRD BIAS. The amplifier gain is determined by the U24 output applied through analog switch U1A through Q10 to U26 pin 5. Analog switch U1A is open for band 1, so the SRD BIAS for this band is determined only by the output of U24. Threshold adjustment A6R78 (T) determines at what modulator drive voltage (MOD 1) that power level compensation is provided. CR12 prevents U26 from affecting SRD BIAS when MOD 1 is more positive than the threshold voltage set by R78 (T).

## PULSE MODULATION, BLOCK J

The pulse modulation circuit provides a PULSE MOD output to the A16 modulator/splitter that is used to pulse modulate the RF output. The L PULSE output is used on the A4 ALC assembly in a sample and hold circuit to maintain a leveled power condition (refer to the A4 circuit description for more details). The L PULSE output goes active low when either the L RFM (Low = RF marker from the HP 8350) or PULSE IN (from the rear panel PULSE IN connector) go low. If the PULSE IN input from the rear panel exceeds a TTL level, it is translated to a TTL level by the resistor diode network on the U21A pin 13 input. When the L PULSE output is active low (switching RF power off), Q4 is biased on and Q6 is biased off; this provides a positive bias to the PIN diode in the modulator and attenuates the RF output power. When L PULSE is a logic high, Q6 is biased on and Q4 is biased off; this provides a negative bias to the PIN diode in the modulator so that it has no effect on the RF power level.

Table 8-19. A6PI Pin-Outs

| A6P1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PIN | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| $\begin{aligned} & 1 \\ & 23 \end{aligned}$ | $\begin{aligned} & \hline \text { LRTS } \\ & \text { LSSRQ } \end{aligned}$ | $\begin{gathered} \mathrm{IN} \\ \text { OUT } \end{gathered}$ | $\begin{gathered} \hline \text { P2-57 } \\ \text { A7P1-5, A8P1-5, } \\ \text { P2-32 } \end{gathered}$ | $\underset{\mathrm{H}}{\mathrm{D}, \mathrm{~F}, \mathrm{H}}$ |
| $\begin{aligned} & 2 \\ & 24 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { LBPRQ } \\ & \text { LRFBRQ } \end{aligned}$ | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & \hline \text { P2-55 } \\ & \text { P2-54 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 3 \\ & 25 \end{aligned}$ | $\begin{aligned} & \hline \text { LSIRQ } \\ & \text { L PULSE } \end{aligned}$ | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-18 } \\ & \text { A4P1-41 } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{aligned} & 4 \\ & 26 \end{aligned}$ | L UNLVL PLILSE IN | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{gathered} \text { A4P1-2 } \\ \mathrm{J} 5 \end{gathered}$ | $\mathrm{D}, \mathrm{H}$ |
| $\begin{aligned} & \hline 5 \\ & 27 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PWON } \\ & +5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{gathered} \text { P2-25 } \\ \text { A3P1-6,7 } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \hline 6 \\ & 28 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { MOD } 1 \\ & -15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { A4P1-19 } \\ \text { P2-28 } \end{gathered}$ | $\begin{aligned} & \hline \mathrm{I} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \hline 7 \\ & 29 \end{aligned}$ | $\begin{gathered} +10 \mathrm{~V} \\ \text { PIN SW } \end{gathered}$ | $\begin{gathered} \hline \text { IN } \\ \text { OUT } \\ \hline \end{gathered}$ | $\begin{gathered} P 1-8 \\ \text { A10J4-15 } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{K} \\ \mathrm{I} \\ \hline \end{gathered}$ |
| $\begin{aligned} & 8 \\ & 30 \end{aligned}$ | DIG GND DIG GND | $\begin{aligned} & \text { IN } \\ & \mathbb{I N} \end{aligned}$ |  | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ |
| $\begin{aligned} & \hline 9 \\ & 31 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BD1} \\ & \mathrm{BDO} \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \end{aligned}$ | $\begin{array}{r} \text { A3P1-9 } \\ \text { A3P1-31 } \\ \hline \end{array}$ | $\begin{aligned} & C, D \\ & C, D \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 10 \\ 32 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD} 3 \\ & \mathrm{BD} 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-10 } \\ & \text { A3P1-32 } \\ & \hline \end{aligned}$ | $\begin{aligned} & C, D \\ & C, D \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 11 \\ 33 \end{gathered}$ | $\begin{aligned} & \hline \text { BA1 } \\ & \text { BAD } \end{aligned}$ | $\begin{aligned} & \hline \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-11 } \\ & \text { A3P1-33 } \end{aligned}$ | $\begin{aligned} & \hline A, D \\ & A, D \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 12 \\ 34 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{BA} 3 \\ & \mathrm{BA2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-12 } \\ & \text { A3P1-34 } \\ & \hline \end{aligned}$ | $\begin{aligned} & A \\ & A \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 13 \\ 35 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD5} \\ & \mathrm{BD4} \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-13 } \\ & \text { A3P1-35 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{gathered} \hline 14 \\ 36 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD7} \\ & \mathrm{BD6} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-14 } \\ & \text { A3P1-36 } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{D} \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 15 \\ 37 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LBP2 } \\ \text { GND ANLG } \\ \hline \end{gathered}$ | IN | A3P1-44 | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ |
| $\begin{gathered} 16 \\ 38 \\ \hline \end{gathered}$ | $\begin{gathered} \text { UNL LMP EN } \\ +15 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{N} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { A2J1-4 } \\ \text { P2-29 } \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 17 \\ 39 \\ \hline \end{gathered}$ | $\begin{gathered} -10 \mathrm{~V} \\ -10 \mathrm{~V} \text { REF } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathbb{N} \\ & \text { iN } \end{aligned}$ | $\begin{gathered} \text { P1-13 } \\ \text { A8P1-3 } \end{gathered}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{C} \end{aligned}$ |
| $\begin{gathered} \hline 18 \\ 40 \\ \hline \end{gathered}$ | LINST 1 <br> L RFM | $\begin{aligned} & \text { IN } \\ & \text { IN } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { A3P1-8 } \\ \text { P2-24 } \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{gathered} 19 \\ 41 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { BANDO AMP } \\ & \text { GND ANLG } \end{aligned}$ | OUT | A10,5-7 | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ |
| $\begin{gathered} 20 \\ 42 \\ \hline \end{gathered}$ | VTUNE <br> BVTUNE | $\begin{gathered} \mathrm{IN} \\ \mathrm{OUT} \\ \hline \end{gathered}$ | $\begin{gathered} \text { P1-A1 } \\ \text { A7P1-25, A8P1-25 } \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{G} \\ & \hline \end{aligned}$ |
| $\begin{array}{r} \hline 21 \\ 43 \\ \hline \end{array}$ | VTUNE RET GND ANLG | IN | P1-A1 | $\begin{aligned} & \hline \mathrm{B} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ |
| $\begin{gathered} 22 \\ 44 \\ \hline \end{gathered}$ | SRD BIAS PULSE MOD | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { A10J4-14 } \\ \text { A10-E8 } \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{I} \\ & \mathrm{~J} \end{aligned}$ |




HP P/N 83592-60106

Figure 8-48. A6 Sweep Control Component Locations


# Troubleshooting the A7 SYTM Driver/A9 Reference Resistor Assemblies 

NOTE: All reference designators refer to the A7 assembly, unless otherwise noted.

## INTRODUCTION

The A7 SYTM driver and A9 reference resistor assemblies are primarily responsible for controlling the SYTM bandpass frequency. A failure in these assemblies usually results in a low RF power output. (Power losses that change with sweep time are usually related to delay compensation.) Power losses that may be corrected with the front panel PEAK control may be due to improper calibration. The problem may be relieved by performing the frequency accuracy adjustment in Section 5.

## GENERAL

Check that all power supply voltages are present. +20 V (on the A 7 assembly) and -40 V (on the A12A1 assembly) supply the SYTM. Ensure that cable plugs are correctly seated over the correct jacks throughout the plug-in. With the line power off, remove and reseat the A7 assembly to assure good motherboard contact.

NOTE: Unless specifically stated otherwise, the troubleshooting waveforms and voltages described below occur when the plug-in is sweeping across its full range (INSTR PRESET conditions).

## SWEEP CIRCUITRY

A failure in the sweep circuitry may cause the SYTM to tune between improper frequency endpoints, or not sweep at all. If the SYTM drive voltage is incorrect or missing, the instrument will have low RF output power for bands 1 through 3.

1. Check the SYTM DRIVE V (TP6) for the waveform shown in Figure 8-50. If this waveform is correct, troubleshooting should continue with the SYTM current driver section below.
a. If SYTM DRIVE $V$ is incorrect, check BVTUNE (A6TP8) for a series of 0 to -10 V ramps. If they are missing or of the wrong amplitude, refer to the A6 sweep control service sheet for further troubleshooting.
b. If the waveform at TP6 appeared to be level-shifted, check - 10V REF (A8TP12) for exactly -10 VDC. Next, with the plug-in sweeping its entire range, check TP1 for the waveform in Figure 8-51. If this signal is incorrect, select a CW frequency of 20.0 GHz and press [SHIFT] [5] [2] to test DAC U13. Check TP1 for the waveform shown in Figure 8-52. If this test fails, check address decoding using the digital control troubleshooting procedure described below.



Figure 8-50. SYTM Coil Current Source Waveforms

2V/DIV


Figure 8-51. Offset Voltage (A7TP1)
2. If BVTUNE is correct, check SCVTUNE (TP9) against the waveform shown in Figure 8-53. If it appears to be bad, run the scale DAC test by setting a CW frequency of 20.0 GHz and pressing [SHIFT] [5] [2]. Check that U17 pin 15 is at -10 VDC. Then check TP9 for the waveform shown in Figure 8-52. If U17 fails, check address decoding using the digital control troubleshooting below.
3. Check +20 V FREQ REF (TP8) for $+20 \mathrm{VDC} \pm 10 \mathrm{mV}$. If it is not, trace the supply voltage back to the HP 8350. Then check that SUPPLY VOLTAGE CORRECTION (U15 pin 6) is at approximately -10 VDC. If it is not, troubleshoot U15.
4. Finally, check that the summing junction, U21 pin 2, is at 0 VDC. If it is not, troubleshoot U21.


Set $\mathrm{CW}=20 \mathrm{GHz}$
Press: SHIFT 52
"Waveform at TP1 will have slightly rounded edges due to larger feedback capacitor.

Figure 8-52. DAC Test

2V/DIV


Figure 8-53. Scaled Tuning Voltage (A7TP9)

## DELAY COMPENSATION

A failure in the delay compensation circuit is usually indicated by RF output power variations that change with sweep time. The delay compensation has little effect at sweep times greater than 100 milliseconds. On the HP 8350 enter [INSTR PRESET] and check waveforms in Figure 8-54.


Figure 8-54. SYTM Delay Compensation Waveforms

## SYTM DRIVE CIRCUITS

1. Check +20 V FREQ REF at TP8 for $+20 \mathrm{~V} \pm 10 \mathrm{mV}$. If it is not, troubleshoot back to the mainframe supply.

The circuitry surrounding U22 and A9Q2 is responsible for converting the SYTM DRIVE $V$ to a drive current for the SYTM coil. A fallure here will usually result in extreme RF power losses for bands 1 through 3.
2. Press [INSTR PRESET] to sweep the entire range of the plug-in. Check TP7 for the waveform shown in Figure 8-50. This represents the voltage (not the current) across the SYTM's main coil, and will give an indication as to whether current is passing through the coil. If this waveform is correct, suspect the A12 SYTM or the SRD bias circuit on the A6 sweep control assembly. Refer to the RF section troubleshooting information.
3. Check TP3. This voltage should track the SYTM DRIVE V (Figure 8-50). If it does not, troubleshoot U22, Q1, Q2, chassis mounted R2, and A9Q2.
a. Chassis-mounted R2 should be checked by removing the A9 assembly from the instrument. The ohmmeter reading should be approximately 59 ohms.
b. While the A9 assembly is removed from the instrument, check the collector-base and baseemitter junctions of A9Q2 with an ohmmeter. These junctions should show only a few hundred ohms when forward biased, and a high impedance in the reverse direction. If A9Q2 is found to be shorted or opened, make sure that protection diodes VR1 and CR5 are good before replacing the transistor.
c. Q1 and Q2 can be checked, using the procedure above, while they are still in the circuit. The line power should be off.
d. If the above checks find that the components are good, replace U22.

## DIGITAL CONTROL

The address decoder and data latch, and frequency cal switches comprise the digital control for the A7 assembly. A failure in these components usually results in large power losses for bands 1 through 3, and will often cause an unleveled power condition.

To check the address decoding circuitry enter [SHIFT] [5] [4] and perform the following:

1. Examine L INST2 (P1-18) for activity. If none is found, troubleshoot the A3 assembly.
2. If L INST2 is functional, check each of the LENn lines (U16) for the pulses shown in Figure 8-55. If these are incorrect, but the address lines show activity, replace U16. If the address lines seem locked high or low, troubleshoot the address buffer on the A3 assembly.


Figure 8-55. A7 Address Decoder Timing Diagram
NOTE: U3, U4, and U7 are checked by reading data while changing switch settings. Before altering the switch settings on A7S1 and A7S2, write down the present configuration. Return the switches to their original status after troubleshooting. If this is not done, the frequency endpoints will have to be recalibrated.
3. To check output buffer U7, press [INSTR PRESET], and make the following key entry:

| Press $[\mathrm{SHIFT}][0][0]$ | hex data mode |
| :---: | :--- |
| $[2][\mathrm{GHz}][8][\mathrm{dBm}]$ | address location 2C8E (U7) |
| $[\mathrm{M} 3]$ | hex data read |

The hex digits displayed in the HP 8350 front panel FREQUENCY/TIME window should change when the S1 and S2 switch positions 8 and 9 are toggled.
4. U3 and U4 can each be checked with hex data read (see above) at address 2C8C or 2C8D. The hex digits should change when the corresponding Freq Cal switches are changed
5. Exercise $\mathbf{U} 12$ with hex data rotation write. Enter:

Press [SHIFT] [0] [0]
[2] [GHz] [8] [BKSP] [M4]
hex data mode
address location 2C8F (U12)
hex data rotation write

Check the outputs of U12 against the waveforms shown in Figure 8-2.

# A7 SYTM Driver/A9 Reference Resistor, Circuit Description 

NOTE: All reference designators refer to the A7 assembly unless otherwise noted.


#### Abstract

GENERAL

The A7 SYTM driver assembly converts the buffered tuning voltage from the A6 sweep control assembly into a drive current. The A9 reference resistor assembly provides the current driver to control the frequency of the SYTM

Multıplying digital-to-analog converters (DACs) scale and offset the buffered tuning voltage to the frequency end-points in each band. Delay compensation is generated and summed with the tuning voltage. Also summed with the tuning voltage are low frequency external FM, and a band 1 offset. The resultant waveform at TP6 is then converted to a current-drive for the SYTM's main coil.


## ADDRESS DECODER AND DATA LATCH, BLOCK A

The A7 SYTM driver uses hexadecimal address locations 2C8C through 2C8F, decoded by U16 from signals BAO, BA1, and BA2. U16 is a $3-$ to- 8 decoder that is enabled when LINST2 is active low and address line BA3 is active high. LINST2, BAO, BA1, and the L DAC EN output of U8C are used by the scaled voltage tune and offset DACs.

U12 is a control latch which stores commands from the HP 8350 for the control lines used on the A7 SYTM driver assembly, primarily for delay compensation. The command byte is latched into U 12 when LEN 7 pulses low. Refer to the delay compensation, and summing amplifier sections for detalled descriptions of these control lines.

## SCALED VOLTAGE TUNE DAC, BLOCK B OFFSET DAC, BLOCK C

The scaled voltage tune and offset DACs function together to determine the bandpass frequency of the SYTM. The offset DAC determines the start frequency of each band while the scaling DAC scales the BVTUNE input to tune the SYTM over the required frequency range for each band.

U17 and U13 are 12-bit microprocessor compatible DACs, which latch data in three four-bit nibbles. These DACs share the same address locations, but are loaded by different data lines (D0 through D3 load U13 and D4 through D7 load U17).

BVTUNE is a series of 0 to -10 V ramps with each ramp corresponding to a frequency band. DAC U17 scales each ramp differently according to the frequency range the SYTM must sweep to cover the frequency range of the band. (See SC VTUNE waveform at TP9 in Figure 8-53.) Since the SYTM is not used as a filter for band 0, the DAC output is set to OV for band 0 .

U17 scales the buffered tuning voltage (BVTUNE) according to the binary pattern loaded at its inputs. Inverting amplifier U18 is included in the feedback path to convert the current output of the DAC to a voltage. CR1 prevents transients from damaging the DAC during turn-on. C18, along with the DAC's internal feedback resistor, determine the bandwidth of the circuit. The waveform at TP9 is a scaled ramp (sawtooth waveform for multiband sweeps), with a maximum range of 0 to +10 VDC. See Figure 8-53.

U13 scales a stable - 10V REF voltage according to the binary pattern loaded at its inputs. Inverting amplifier U14 works with the DAC's internal feedback resistor to provide a programmable offset voltage between 0 and +10 VDC at TP1. See Figure 8-51. CR7 protects the DAC from turn-on transients. C15 and the DAC's internal feedback resistor determine the bandwidth of the circuit.

## DELAY COMPENSATION, BLOCK E

The delay compensation circuit is used to compensate the A12 SYTM for the inherent inaccuracy caused by delay in the magnets at fast sweeps. SC VTUNE (a scaled ramp from the scaled voltage tune DAC), OFFSET (an offset voltage that sets the start frequency of each band), and SYTM LO FM (a voltage proportional the low frequency FM applied to the HP 8350 rear panel FM INPUT) are summed by U19 to provide a voltage with a slope proportional to the change in SYTM frequency. This voltage ramp is sent to two separate signal processors:

1. A voltage follower/subtractor whose output is equal to zero at start of sweep and at the band switch points. The amplitude is proportional to sweep width.
2. A differentiator whose output is proportional to the rate of frequency change while sweeping. These two signals are then mulitiplied in the analog multiplier U20. The delay compensation is summed into the main coll driver voltage in the summing amplifier.

During retrace, and momentarily during bandswitching, analog switch U10B closes. In this condition, U11C together with R6, R8, R9, and R7 form a subtractor circuit. Both inputs are the input signal so they cancel in the operational amplifier and the resulting output is 0 V , regardless of the input level. With U10B closed, C4 charges to one half the value of the input signal (R8 and R9 form a voltage divider). UIOB opens again during the sweep which leaves only C 4 in the feedback path of U11C. Since there is no discharge path with U1OB and U1OA open, C4 remains charged to the level it had just before U10B was opened. U11C now operates as a voltage follower, with the output level shifted by the voltage across C4. Therefore, the output of U11C has one half the slope of the input signal and returns to 0 V whenever U10B is closed during retrace and bandswitching. Two sets of scaling $(\mathrm{HI})$ and offset (LO) adjustments on the output of U11C accurately scale and offset the voltage follower/subtractor output for both a single (SGL) and sequential band (SEQ) sweep. Analog switches U10D and U10C select the correct input for inverting amplifier U11D. The output generated at TP5 is one input to the analog multiplier

If the sweep is stopped momentarily, such as when an external counter is used, LSSRQ is pulled low by the HP 8350 mainframe. When U10A is closed by a low on the L SSRQ control line to U8A, C4 slowly recharges through R62. Thus when LSSRQ is pulled, the output of U11C will begin to go to zero volts, but may or may not reach zero volts depending on the length of time LSSRQ was pulled low. When L SSRQ goes high again and the sweep continues, U9A opens and U11C resumes its voltage follower operation.

The U19 summing amplifier output is also applied to a differentiator (U11B) with a time constant that is selected by analog switches U9A and U9B. By selecting either C6 (for sequential sweep) or C13 (for single band sweep) in parallel with C3, the U11B output is scaled for either single or multiband (sequential) sweeps. The output is amplified and inverted by U11A and is applied at TP2 to the second input of the analog multiplier. The output at TP4 is connected to U20 pin 7 to provide feedback for an operational amplifier internal to U20 The $Z$ adjust at U20 pin 6 allows nulling of the offset voltage appearing at DLY COMP. This is done when in CF $\Delta F$ mode where $\Delta F$ equals zero.

During sweep retrace, the SYTM must change frequency rapidly from the high end of its range to the low end, and does not have enough time to naturally settle to the proper start frequency. Unless the SYTM is forced to the low end of its range, this could result in a frequency tracking error, and a resultant loss of output power, at the start of each sweep. In order to force the SYTM to settle quicker, C17 is charged during the SYTM retrace by the differentiator output through CR2. Timer U5 is triggered by L RTC COMP at the end of sweep retrace. The timer pulse output momentarily closes analog switch U9C, and C17 discharges through R57 and is applied as retrace compensation to the summing amplifier. This compensation voltage forces the SYTM to the low end of its range to avord frequency tracking errors after a retrace. The amount of compensation applied is proportional to the pulse width of the timer output, and is adjusted by R55.

## +20V TRACKING, BLOCK F

Inverting amplifier U15 monitors the +20 V line used to supply current to the SYTM. If the +20 V supply becomes loaded down or drifts, the SYTM main coil current and, consequently, the SYTM bandpass frequency will try to change. However, U15 senses any drift in the +20 V FREQ REF line, and provides a correction signal so that the resultant SYTM DRIVE voltage (TP6) is compensated for the drift. ZRO adjustment R22 compensates for inaccuracies between U15 and summing amplifier U21.

## SUMMING AMPLIFIER, BLOCK G

U21 provides the summing point for the scaled tuning and offset voltages, and provides a drive voltage (SYTM DRIVE V) for the current driver. Several correction signals are summed at this junction:

SC VTUNE provides the scaled ramp portion of the SYTM DRIVE voltage. R19, GAIN, fine-tunes the range of the scaling DAC.

OFFSET adjusts the SYTM DRIVE voltage so that the SYTM coil is driven between the proper end points, as determined by the front panel controls. R24, "OFS', fine-tunes the range of the offset DAC.

SUPPLY VOLTAGE CORRECTION provides a compensation signal, from the +20 V tracking amplifier, to offset changes in the reference supply.

DLY COMP, from the delay compensation circuit, is added to correct for lags in the response time of the SYTM. This compensation is derived from SC VTUNE.

RTC COMP, from the delay compensation circuit, is a momentary correction voltage that forces the SY-TM to the low end of its frequency range after a sweep retrace. This compensation is derived from SCVTUNE.

B1 OFS is summed in through U9D when the BAND 1 line from U12 is high.

SYTM LO FM sums low frequency components of external FM signals onto the drive voltage when crossover-coupling of the FM signal is selected. (Configuration switch A3S1 provides this adjustment. Refer to the A3 service section for further detail.) Due to the response time limitations of the YIG oscillator's main coil, only frequencies below 700 Hz are passed from the A5 FM driver assembly to the A7 SYTM assembly.

## FREQUENCY CAL SWITCHES/OUTPUT DATA BUFFERS, BLOCK D

DIP (dual-inline package) switches S1 and S2, with their corresponding data bus buffers, are used to digitally calibrate the low and high end frequencies in band 2. The data on these switches is read by the microprocessor during power-up and INSTR PRESET and is used to calculate the settings for the scale and offset DACs. S1, with pull-up resistor package U1, is read through U3 when enabled by LEN4. S1 determines the value of the offset DAC and calibrates the low end frequency. S2, with pullup resistor package U2, is read through U4 when enabled by LEN5. This establishes the scale DAC values, and calibrates the high end frequency. The ninth and tenth bits from S1 and S2 are read through U7.

S1 and S2 switch positions encode binary numbers to set up the offset and scaling DACs. Refer to the frequency accuracy adjustment procedure in Section 5 for instructions. Figure 8-56 illustrates the switch configurations.

## SYTM COIL CURRENT SOURCE, BLOCK H SYTM COIL CURRENT DRIVER A9, BLOCK I

The SYTM coil current driver works with the chassis-mounted reference resistor R2 and SYTM coil driver A9Q2 to drive a current proportional to the drive voltage through the SYTM's main tuning coil.

U22, Q1, Q2, and A9Q2 comprise a voltage-to-current converter and current driver for the SYTM's main coil. The non-inverting input of U22 receives the SYTM DRIVE voltage signal. The inverting input of U22 monitors the voltage drop across reference resistor R2, which is directly proportional to the coil current. If the drive current is not tracking the drive voltage, U22 will produce an error voltage to correct the difference. Emitter-follower Q2 and common-emitter-stage Q1 provide the current gain needed to drive A9Q2. Q2 and Q1 emitter currents are also drawn through chassis mounted R2, and therefore, sensed by U22. VR1 and CR5 protect the current drive transistors by limiting voltage spikes due to sudden changes in the coil current. R33 helps to dampen ringing caused by the parasitic capacitance and the inductance of the SYTM coil.

CR3, CR4, CR6, CR8, and their associated factory-select resistors provide a four break-point compensation network to correct for non-linearities in the SYTM characteristics.

NOTE: The values of the factory-select resistors are stamped on a label, attached to the RF casting. Matching resistor sets (mounted on a header) are supplied with replacement SYTMs and must be installed on the A7 SYTM assembly. The new label, indicating the replacement resistor values should be attached to the RF casting.

If the A7 SYTM driver assembly is replaced, the shaping resistors from the defective assembly (which are mounted on a header) must be renstalled in the new assembly.

NOTE: If the SYTM needs little or no compensation, some or all of the factory-select resistors may be omitted.


| Hexadecimal | Binary | Decimal |
| :---: | :---: | :---: |
| 0 | 0000 |  |
| 1 | 0001 | 0 |
| 2 | 0010 | 1 |
| 3 | 0011 | 2 |
| 4 | 0100 | 3 |
| 5 | 0101 | 4 |
| 6 | 0110 | 5 |
| 7 | 0111 | 6 |
| 8 | 1000 | 7 |
| 9 | 1001 | 8 |
| A | 1010 | 9 |
| b | 1011 | 10 |
| C | 1100 | 11 |
| d | 1101 | 12 |
| E | 1110 | 13 |
| F | 1111 | 14 |

Figure 8-56. A7S1/S2 Switch Configuration

Table 8-20. A7P1 and A9P1 Pin-Outs

| A7P1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PIN | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| $\begin{aligned} & \hline 1 \\ & 23 \end{aligned}$ | SYTM LO FM SYTM DRIVE V | $\begin{gathered} \hline \text { IN } \\ \text { OUT } \end{gathered}$ | A5P1-1 <br> A10J1-39 | $\begin{gathered} \mathrm{E}, \mathrm{G} \\ \mathrm{G} \end{gathered}$ |
| $\begin{aligned} & 2 \\ & 24 \\ & \hline \end{aligned}$ | GND ANLG |  | NOT USED | J |
| $\begin{aligned} & \hline 3 \\ & 25 \end{aligned}$ | $\begin{aligned} & -10 \mathrm{VREF} \\ & \text { BVTUNE } \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{gathered} \hline \mathrm{ABP} 1-5 \\ \text { A6P1-42 } \end{gathered}$ | $\begin{aligned} & \hline \mathrm{C} \\ & \mathrm{~B} \end{aligned}$ |
| $\begin{aligned} & \hline 4 \\ & 26 \end{aligned}$ | GND ANLG |  | NOT USED | $J$ |
| $\begin{aligned} & \hline 5 \\ & 27 \end{aligned}$ | $\begin{gathered} \text { L SSRQ } \\ +5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \text { A6P1-23 } \\ & \text { A3P1-6,7 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{E} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{aligned} & \hline 6 \\ & 28 \\ & \hline \end{aligned}$ | $\begin{aligned} & -40 \mathrm{~V} \\ & -15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \hline \text { P1-11 } \\ & \text { P2-28 } \end{aligned}$ | $\begin{aligned} & \mathrm{J} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{aligned} & 7 \\ & 29 \\ & \hline \end{aligned}$ | $\begin{gathered} +10 \mathrm{~V} \\ \text { GND ANLG } \end{gathered}$ | IN | P1-8 | J |
| $\begin{aligned} & 8 \\ & 30 \end{aligned}$ | $\begin{aligned} & \text { GND DIG } \\ & \text { GND DIG } \end{aligned}$ |  |  | $\mathrm{J}$ |
| $\begin{aligned} & \hline 9 \\ & 31 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BD1} \\ & \mathrm{BDO} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { A3P1-9 } \\ \text { A3P1-31 } \\ \hline \end{array}$ | $\begin{aligned} & \hline A, C, D \\ & A, C, D \end{aligned}$ |
| $\begin{gathered} 10 \\ 32 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD} 3 \\ & \mathrm{BD} 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-10 } \\ & \text { A3P1-32 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline A, C, D \\ & A, C, D \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 11 \\ 33 \end{gathered}$ | $\begin{aligned} & \mathrm{BA1} \\ & \mathrm{BAO} \end{aligned}$ | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-11 } \\ & \text { A3P1-33 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A}, \mathrm{~B}, \mathrm{C} \\ & \mathrm{~A}, \mathrm{~B}, \mathrm{C} \\ & \hline \end{aligned}$ |
| $\begin{gathered} 12 \\ 34 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{BA} 3 \\ & \mathrm{BA2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathbb{N} \\ & \mathbb{N} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { A3P1-12 } \\ & \text { A3P1-34 } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\begin{gathered} \hline 13 \\ 35 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{BD5} \\ & \mathrm{BD4} \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | A3P1-13 <br> A3P1-35 | $\begin{aligned} & \hline A, B, D \\ & A, B, D \end{aligned}$ |
| $\begin{gathered} \hline 14 \\ 36 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD7} \\ & \mathrm{BD6} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { A3P1-14 } \\ \text { A3P1-36 } \\ \hline \end{array}$ | $\begin{aligned} & B, D \\ & B, D \\ & \hline \end{aligned}$ |
| $\begin{gathered} 15 \\ 37 \\ \hline \end{gathered}$ | GND ANLG GND ANLG |  |  | $\mathrm{J}$ |
| $\begin{gathered} \hline 16 \\ 38 \\ \hline \end{gathered}$ | $\begin{array}{r} +20 \mathrm{~V} \\ +15 \mathrm{~V} \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathbb{N} \\ & \text { iN } \end{aligned}$ | $\begin{gathered} \hline \text { P1-7 } \\ \text { P2-29 } \end{gathered}$ | $\begin{aligned} & \mathrm{J} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{gathered} 17 \\ 39 \\ \hline \end{gathered}$ | $\begin{aligned} & -10 \mathrm{~V} \\ & -40 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{P} 1-13 \\ & \mathrm{P} 1-11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{J} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{gathered} 18 \\ 40 \\ \hline \end{gathered}$ | LINST 2 | IN | $\begin{gathered} \text { A3P1-29 } \\ \text { NOT USED } \\ \hline \end{gathered}$ | A |
| $\begin{gathered} 19 \\ 41 \end{gathered}$ | GND ANLG |  | NOT USED | J |
| $\begin{gathered} 20 \\ 42 \\ \hline \end{gathered}$ | SYTM COLLECTOR |  | $\begin{aligned} & \text { A9P1-10 } \\ & \text { NOT USED } \end{aligned}$ | H |
| $\begin{gathered} 21 \\ 43 \\ \hline \end{gathered}$ | SYTM BASE | OUT | A9P1-9 NOT USED | H |
| $\begin{gathered} \hline 22 \\ 44 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { SYTM COIL } \\ &+20 V \text { FREQ REF } \end{aligned}$ | IN | $\begin{gathered} \text { A9P1-8 } \\ \text { A9P1-15 } \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ |

Table 8-20b. A7P1 and A9P1 Pin-Outs

| A9P1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PIN | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| $\begin{gathered} 1 \\ 7 \end{gathered}$ | YO BASE <br> +5 V REG | $\begin{gathered} \text { IN } \\ \text { OUT } \end{gathered}$ | $\begin{array}{c\|} \text { A8P1-21 } \\ \text { A10, } 4-7, \mathrm{~A} 10 \mathrm{~J} 5-3,11 \\ \hline \end{array}$ |  |
| $\begin{gathered} 2 \\ 8 \end{gathered}$ | YO COLLECTOR SYTM COIL | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \\ & \hline \end{aligned}$ | A8P1-1 A7P1-22,A10J4-8 | 1 |
| $3$ | $+20 \mathrm{~V}$ <br> SYTM BASE | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{gathered} \mathrm{P1} 1-7 \\ \text { A7P1-21 } \end{gathered}$ | $1$ |
| $\begin{aligned} & 4 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { YO COIL } \\ \text { SYTM COLLECTOR } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OUT } \\ \text { IN } \end{gathered}$ | $\begin{aligned} & \text { A8P1-22 } \\ & \text { A7P1-20 } \end{aligned}$ | 1 |
| $\begin{aligned} & \hline 5 \\ & 11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline+20 \mathrm{~V} \text { FREQ REF } \\ & +20 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { OUT } \\ \text { IN } \\ \hline \end{gathered}$ | $\begin{gathered} \text { A7P1-44,A8P1-44 } \\ \text { P1-7 } \\ \hline \end{gathered}$ | $1$ |
| $\begin{aligned} & 6 \\ & 12 \end{aligned}$ | $\begin{gathered} \text { GND ANLG } \\ +5 \mathrm{~V} \text { UNREG } \\ \hline \end{gathered}$ | IN | $\begin{gathered} \hline \text { P2-27,58-59 } \\ \text { P2-63 } \\ \hline \end{gathered}$ | I |




Figure 8-58. A7 SYTM Driver Components Location Diagram


## HP P/N 83525-60010

Figure 8-59. A9 Reference Resistor Components Location


# Troubleshooting the A8 YO Driver/A9 Reference Resistor Assemblies 

NOTE: All reference designators refer to the A8 assembly, unless otherwise noted.

## INTRODUCTION

The A8 YO driver and A9 reference resistor assemblies are primarily responsible for controlling the RF output frequency. A failure in these assemblies usually results in large frequency errors that may, or may not, be independent of sweep time. (Frequency errors that change with sweep time are usually related to delay compensation.) Frequency errors on the order of 500 MHz or less may be due to improper calibration. The problem may be relieved by performing the frequency accuracy adjustment in Section 5.

## GENERAL

Check that all power supply voltages are present +20 V (on the A8 assembly) and -40 V (on the A13A1 assembly) supply the YO. Ensure that cable plugs are correctly seated over the correct jacks throughout the plug-in. With the line power off, remove and reseat the A8 assembly to assure good motherboard contact.

NOTE: Unless specifically stated otherwise, the troubleshooting waveforms and voltages described below occur when the plug-in is sweeping across its full range (INSTR PRESET conditions).

## SWEEP CIRCUITRY

A failure in the sweep circuitry may cause the YIG to sweep between improper frequency endpoints, or not sweep at all. If the YO drive voltage is missing, the instrument may toggle between two or more CW frequencies.

1. Check the YO DRIVE V (TP10) for the waveform shown in Figure 8-61. If this waveform is correct, troubleshooting should continue with the YO current driver section below.
a. If YO DRIVE $V$ is incorrect, check BVTUNE (A6TP8) for a series of 0 to -10 V ramps. If they are missing or of the wrong amplitude, refer to the A6 sweep control service sheet for further troubleshooting.
b. If the waveform at TP10 appeared to be level-shifted, check - 10V REF (TP12) for exactly - 10 VDC. Next, with the plug-in sweeping its entire range, check OFFSET (TP3) for the waveform in Figure $8-62$. If this signal is incorrect, select a CW frequency of 20.0 GHz and press [SHIFT] [5] [2]. Check TP3 for the waverorm shown in Figure 8-63. If this fails, check address decoding and the DAC latches using the digital control troubleshooting procedure described below.


Figure 8-61. YO Coil Current Source Waveforms


Figure 8-62. Offset Voltage (A8TP3)
2. If BVTUNE is correct, check SC VTUNE (TP2) against the waveform shown in Figure 8-64. If it appears to be bad, run the scale DAC test by setting a CW frequency of 20.0 GHz and pressing [SHIFT] [5] [2]. Check that U17 pin 15 is at -10 VDC. Then check TP2 for the waveform shown in Figure 8-63. If this fails, check address decoding using the digital control troubleshooting below.
3. Check +20V FREQ REF (A7TP12) for $+20 \mathrm{VDC} \pm 10 \mathrm{mV}$. If it is not, trace the supply voltage back to the HP 8350. Then check that SUPPLY VOLTAGE CORRECTION (U11 pin 6) is at approximately -7.5 VDC. If it is not, troubleshoot U11.
4. Finally, check that the summing junction, U 20 pIn 2 , is at 0 VDC. If it is not, troubleshoot U20.


Set $\mathrm{CW}=20 \mathrm{GHz}$
Press: SHIFT 52
*Waveform at TP3 will have slightly rounded edges due to larger feedback capacitor
Figure 8-63. DAC Test

2V/DIV


Figure 8-64. Scaled Tuning Voltage (A8TP2)

## DELAY COMPENSATION

A failure in the delay compensation circuit is indicated by frequency errors that change with sweep time. For sweep times greater than 100 milliseconds, delay compensation has little effect on the frequency accuracy. On the HP 8350, enter [INSTR PRESET] and check waveforms in Figure 8-65.


Figure 8-65. YO Delay Compensation Waveforms

## YO DRIVE CIRCUITS

1. Check +20 V FREQ REF at A7TP12 for $+20 \mathrm{~V} \pm 10 \mathrm{mV}$. If it is not, troubleshoot back to the mainframe supply

The circuitry surrounding U21 and A9Q1 is responsible for converting the YO DRIVE $V$ to a drive current for the YO coil. A failure here will usually result in extreme frequency errors.
2. Press [INSTR PRESET] to sweep the entire range of the plug-in. Check TP11 for the waveform shown in Figure 8-61. This represents the voltage (not the current) across the YO's main coil, and will give an indication as to whether current is passing through the coil. If this waveform is correct, suspect the YIG oscillator. Refer to the RF section troubleshooting information.
3. Check TP6. This voltage should track the YO DRIVE V (Figure 8-61). If it does not, troubleshoot U21, Q3, Q4, chassis mounted R1, and A9Q1.
a. To verify proper operation of U21, ground TP6 (R1 is a 25 Watt resistor). Press HP 8350 [CW]. Vary the voltage at U21 pin 3 by changing the CW frequency as indicated on the front panel (20.0 GHz $=-5 \mathrm{~V} ; 2.4 \mathrm{GHz}=+12 \mathrm{~V}$ ). With TP6 at $0 \mathrm{VDC}, \mathrm{U} 21$ pin 6 should be at approximately +20 VDC for positive input voltages, and approximately -10 VDC for negative input voltages. If it is not, replace U21.
b. Chassis mounted R1 should be checked by removing the A9 assembly from the instrument. The ohmmeter reading should be approximately 155 ohms.
c. While the A9 assembly is removed from the instrument, check the collector-base and baseemitter junctions of A9Q1 with an ohmmeter. These junctions should show only a few hundred ohms when forward biased, and a high impedance in the reverse direction. If A9Q1 is found to be shorted or opened, make sure that protection diodes VR1 and CR5 are good before replacing the transistor.
d. Q3 and Q4 can be checked, using the procedure above, while they are still in the circuit. The line power should be off.

## DIGITAL CONTROL

The address decoder and data latch, and frequency cal switches comprise the digital control for the A8 assembly. A failure in these components usually results in large frequency errors.

To check the address decoding circuitry enter [SHIFT] [5] [4] and perform the following:

1. Examine L INST2 (P1-18) for activity. If none is found, troubleshoot the A3 assembly.
2. If LINST2 is functional, check each of the LENn lines (U16) for the pulses shown in Figure 8-66. If these are incorrect, but the address lines show activity, replace U16. If the address lines seem locked high or low, troubleshoot the address buffer on the A3 assembly.


Figure 8-66. A8 Address Decoder Timing Diagram
NOTE: U3, U4, and U7 are checked by reading data while changing switch settings. Before alterıng the switch settings on A8S1 and A8S2, write down the present configuration. Return the switches to their original status after troubleshooting. If this is not done, the frequency endpoints will have to be recalibrated.
3. To check output buffer U7, press [INSTR PRESET], and make the following key entry:

| Press [SHIFT] [0] [0] | hex data mode |
| :---: | :--- |
| $[2][\mathrm{GHz}][8][6]$ | address location 2C86 (U7) |
| $[\mathrm{M} 3]$ | hex data read |

The hex digrts displayed in the HP 8350 front panel FREQUENCY/TIME window should change as the S1 and S2 switch positions 8 and 9 are toggled.
4. U3 and U4 can each be checked with hex data read (see above) at address 2C84 or 2C85. The hex digits should change when the corresponding Freq Cal switches are changed.
5. Exercise U13 with hex data rotation write. Enter:

Press [SHIFT] [0] [0] hex data mode
[2] [GHz] [8] [7]
address location 2 C 87 (U13)
hex data rotation write
Check the outputs of U13 against the waveforms shown in Figure 8-2.

## -10V REFERENCE

Check TP12 for -10 VDC $\pm 1 \mathrm{mV}$. If this voltage is incorrect, perform the -10 V Reference adjustment procedure provided in Section 5 of this manual. If the adjustment cannot be made, check the anodes of VR2-4 for -6.2 VDC. If a voltage is incorrect, replace the zener diode. Check U5 pins 2 and 3 for $-6.2 \mathrm{VDC} \pm 0.15 \mathrm{mV}$. If either measurement is incorrect, troubleshoot U5 and associated circuitry.

## 5V REGULATOR

Check A9U1 pin 1 for slightly over +5 VDC ( +5 V UNREG from the HP 8350). Remove RF ribbon cables W4 and W14 to check for the possibility of excess loading. Then check A9U1 pin 2 for +5 VDC. If incorrect, replace A9U1.

## CW FILTER

Relay K1 and C21 reduce residual FM by filtering the noise from the YO coil current. The relay is actuated by a line from U13. To check the data line, press HP 8350 [CW].

| Press [SHIFT] [0] [0] | hex data mode |
| :--- | :--- |
| [2] [GHz] [8] [7] | address location 2C87 (U13) |
| $[\mathrm{M2]}$ | hex data write |
| $[0][0][B K S P][B K S P]$ | hex data 00 and FF |

Alternate between 00 and FF. Check U13, pin 7. If it is inactive, make sure protection diode CR6 is good. Then replace U13.

If U13 is working, alternate between 00 and FF, as described above, and verify that contacts in relay K1 are opening and closing.

# A8 Y0 Driver/A9 Reference Resistor, Circuit Description 

NOTE: All reference designators refer to the A8 assembly unless otherwise noted

## GENERAL

The A8 YO driver assembly converts the buffered tuning voltage from the A6 sweep control assembly into a drive current. The A9 reference resisitor assembly provides the current driver to control the frequency of the YIG oscillator.

Multiplying digital-to-analog converters (DACs) scale and offset the buffered tuning voltage to the frequency end-points in each band. Delay compensation is generated and summed with the tuning voltage. Also summed with the tuning voltage are low frequency external FM, and the FREQ CAL offset from the front panel. The resultant waveform at TP10 is then converted to a current-drive for the YO's main coil.

## ADDRESS DECODER AND DATA LATCH, BLOCK A

The A8 YO driver uses hexadecımal address locations 2C84 through 2C87, decoded by U16 from signals BAO, BA1, and BA2. U16 is a 3-to-8 decoder that is enabled when L INST2 and address line BA3 are both low. LINST2, BAO, BA1, and the L DAC EN output of U8D are used by the scaled voltage tune and offset DACs

U13 is a control latch which stores commands from the HP 8350 for the control lines used on the A8 YO driver assembly, primarily for delay compensation. The command byte is latched into U13 when LEN 7 pulses low. Refer to the delay compensation, summing amplifier, and YO coil current source sections for detailed descriptıons of these control lines.

## SGALED VOLTAGE TUNE DAC, BLOCK B OFFSET DAC, BLOCK C

The scaled voltage tune and offset DACs function together to determine the frequency of the YIG oscillator. The cffset DAC determines the start frequency of each band while the scaling DAC scales the BVTUNE input to tune the YIG oscillator over the required frequency range for each band.

U17 and U14 are 12-bit microprocessor-compatible DACs, which latch data in three four-bit nibbles. These DACs share the same address locations, but are loaded by different data lines (D0 through D3 load U14 and D4 through D7 load U17).

BVTUNE is a series of 0 to - 10 V ramps with each ramp corresponding to a frequency band. DAC U17 scales each ramp differently according to the frequency range the YO must sweep to cover the frequency range of the band. (See SC VTUNE waveform at TP2 in Figure 8-64.).

U17 scales the buffered tuning voltage (BVTUNE) according to the binary pattern loaded at its inputs. Inverting amplifier U18 is included in the feedback path to convert the current output of the DAC to a voltage. CR1 prevents transients from damaging the DAC during turn-on. C14, along with the DAC's internal feedback resistor, determine the bandwidth of the circuit. The waveform at TP2 is a scaled ramp (sawtooth waveform for multiband sweeps), with a maximum range of 0 to +10 VDC. See Figure 8-64.

U14 scales a stable - 10V REF voltage according to the binary pattern loaded at its inputs. Inverting amplifier U15 works with the DAC's internal feedback resistor to provide a programmable offset voltage between 0 and +10 VDC at TP3 See Figure 8-62. CR7 protects the DAC from turn-on transients. C15 and the DAC's internal feedback resistor determine the bandwidth of the circuit.

## DELAY COMPENSATION, BLOCK E

The delay compensation block circuitry is used to compensate the A13 YIG oscillator for the inherent inaccuracy caused by delay in the magnets at fast sweeps. The input signal is SC VTUNE, a scaled ramp from the scaled voltage tune DAC, the slope of which is proportional to the change in frequency. SC VTUNE is sent to two separate signal processors:

1. A voltage follower/subtractor whose output is equal to zero at start of sweep and at the band switch points. The amplitude is proportional to sweep width.
2. A differentiator whose output is proportional to the rate of frequency change while sweeping. These two signals are then mulitiplied in the analog multiplier U12. If the sweep oscillator is in a swept mode, U6 enables the delay compensation which is summed into the main coil driver voltage in the summing amplifier.

During retrace, and momentarily during bandswitching, analog switch U19B closes. In this condition, U10C together with R6, R8, R9, and R7 form a subtractor circuit. Both inputs are the input signal so they cancel in the operational amplifier and the resulting output is $O V$, regardless of the input level. With U19B closed, C4 charges to one half the value of the input signal (R8 and R9 form a voltage divider). Ul9B opens again during the sweep which leaves only C4 in the feedback path of U10C. Since there is no discharge path with U19B and U19A open, C4 remains charged to the level it had just before U19B was opened. U10C now operates as a voltage follower, with the output level shifted by the voltage across C4. Therefore, the output of U10C has one half the slope of the input signal and returns to 0 V whenever U19B is closed during retrace and bandswitching. The output of U10C is scaled by the HI adjust potentiometer and is applied, with an offset from the LO adjust potentiometer, to inverting amplifier U10D. The output generated at TP5 is one input to the analog multiplier.

If the sweep is stopped momentarily, such as when an external counter is used, LSSRQ is pulled low by the HP 8350 mainframe. When U19A is closed by a low on the L SSRQ control line to U8A, C4 slowly recharges through R62. Thus when LSSRQ is pulled the output of U10C will begin to go to zero volts, but may or may not reach zero volts depending on the length of time LSSRQ was pulled. When L SSRQ goes high again and the sweep continues, U19A opens and U10C resumes its voltage follower operation.

SC VTUNE is also applied to differentiator C3 and U10B. The output is amplified and inverted by U10A and is applied at TP4 to the second input of the analog multiplier. The output at TP9 is connected to U12 pin 7 to provide feedback for an operational amplifier internal to U12. The Z adjust at U12 pin 6 allows nulling of the offset voltage appearing at DLY COMP. This is done when in CF F mode where F equals zero.

During sweep retrace or at bandswitch points, the YIG oscillator must change frequency rapidly from the high end of its range to the low end, and does not have enough time to naturally settle to the proper start frequency. Unless the YO is forced to the low end of its range, this could result in a frequency error at the start of each sweep and each bandswitch point. In order to force the YO to settle quicker, C20 is charged during the YO retrace by the differentiator output through CR2. Timer U9 is triggered by L RTC COMP at each bandswitch point and at the end of sweep retrace. The timer pulse output momentarily closes analog switch U19C, and C20 discharges through R67 and is applied as retrace compensation to the summing amplifier. This compensation voltage forces the YO to the low end of its range to avoid frequency errors after a retrace or bandswitch. The amount of compensation applied is proportional to the pulse width of the timer output, and is adjusted by R55. As the RF plug-in is sequentially sweeping up between band, the frequency range the YO must retrace to reach the start frequency of the next band decreases. Thus, the amount of retrace compensation required is reduced. The timer output pulse width is reduced accordingly. This is accomplished by inverting the offset DAC output through Q1, and applying this negative voltage to the timer control voltage input at U9 pin 5 . VR5 level shifts the offset DAC output for proper biasing of Q1.

## +20V TRACKING, BLOCK F

Inverting amplifier U11 monitors the +20 V line used to supply current to the YIG oscillator. If the +20 V supply becomes loaded down or drifts, the YO main coil current and, consequently, the frequency will try to change. However, U11 senses any drift in the +20 V FREQ REF line, and provides a correction signal so that the resultant YO DRIVE voltage (TP10) is compensated for the drift. ZRO adjustment R22 compensates for inaccuracies between U11 and summing amplifier U20.

## SUMMING AMPLIFIER, BLOCK G

U20 provides the summing point for the scaled tuning and offset voltages, and provides a drive voltage (YO DRIVE V) for the current driver. Several correction signals are summed at this junction:

SC VTUNE provides the scaled ramp portion of the YO DRIVE voltage. R19, GAIN, fine-tunes the range of the scaling DAC.

OFFSET adjusts the YO DRIVE voltage so that the YO coil is driven between the proper end points, as determined by the front panel controls. R24, "OFS', fine-tunes the range of the offset DAC.

SUPPLY VOLTAGE CORRECTION provides a compensation signal, from the +20 V tracking amplifier, to offset changes in the reference supply.

DLY COMP, from the delay compensation circuit, is added to correct for lags in the response time of the YIG oscillator. This compensation is derived from SC VTUNE.

RTC COMP, from the delay compensation circuit, is a momentary correction voltage that forces the YIG oscillator to the low end of its frequency range after a sweep retrace and each bandswitch point. This compensation is derived from SC VTUNE.

FREQ CAL (from the A1/A2 Front Panel) is summed in through U19 when the BAND 0 line from U13 is high. This offset corrects for errors in the fixed cavity and YIG oscillator frequencies while in band 0 .

YO LO FM sums low frequency components of external FM signals onto the drive voltage when crossover coupling of the FM signal is selected. (Configuration switch A3S1 provides this adjustment. Refer to the A3 service section for further detail.) Due to the response time limitations of the YIG oscillator's main coil, only frequencies below 700 Hz are passed from the A5 FM driver assembly to the A8 YO assembly.

## -10V REFERENCE, BLOCK H

Operational amplifier U5 generates a -10 V output from the -6.2 V reference voltage at its noninverting input. The amplifier gain is determined by feedback resistors R43, R44, and R45. Emitter follower Q2 provides the current. The -6.2 V reference input to U 5 is developed across 3 parallel zener diodes to reduce noise. Further noise reduction is provided by the RC network on the noninverting input of U5 and C17 across the feedback path. - 15 VF , through R1, provides the initial startup bias.

## FREQUENCY CAL SWITCHES/OUTPUT DATA BUFFERS, BLOCK D

DIP switches S1 and S2, with their corresponding data bus buffers, are used to digitally calibrate the low and high end frequencies in band 2. The data on these switches is read by the microprocessor during power-up and INSTR PRESET and is used to calculate the settings for the scale and offset DACs. S1, with pull-up resistor package U1, is read through U3 when enabled by LEN4. S1 determines the value of the offset DAC and calibrates the low end frequency. S2, with pull-up resistor package U2, is read through U4 when enabled by LEN5. This establishes the scale DAC values, and calibrates the high end frequency. The ninth and tenth bits from S1 and S2 are read through U7.

S1 and S2 switch positions encode binary numbers to set up the offset and scaling DACs. Refer to the frequency accuracy adjustment procedure in Section 5 for instructions. Figure 8-67 illustrates the switch configurations.

## YO COIL CURRENT SOURCE, BLOCK I YO COIL CURRENT DRIVER A9, BLOCK K

The YIG coil current driver works with the chassis mounted reference resistor R1 and YO coll driver A9Q1 to drive a current proportional to the drive voltage through the YIG's main tuning coil.

U21, Q3, Q4, and A9Q1 comprise a voltage-to-current converter and current driver for the YO's main coil. The non-inverting input of U21 receives the YO DRIVE voltage signal. The inverting input of U21 monitors the voltage drop across reference resistor R1, which is directly proportional to the coil current. If the drive current is not tracking the drive voltage, U21 will produce an error voltage to correct the difference. Emitter-follower Q4 and common-emitter-stage Q3 provide the current gain needed to drive A9Q1. Q4 and Q3 emitter currents are also drawn through chassis mounted R1, and therefore, sensed by U21. VR1 and CR5 protect the current drive transistors by limiting voltage spikes due to sudden changes in the coil current. R33 helps to dampen ringing caused by the parasitic capacitance and the inductance of the YO coil.

When HP 8350 [CW] and RF plug-in [CW FILTER] are selected, LCW goes low, energizing relay K1. C21 filters out noise in the YIG coil current, reducing the residual FM noise in the CW mode.

CR4, CR8, and their associated factory-select resistors provide a two break-point compensation network to correct for non-linearities in the YO characteristics.

NOTE: The values of the factory-select resistors are stamped on a label, attached to the RF casting. Matching resistor sets (mounted on a header) are supplied with replacement YOs and must be installed on the A8 YO assembly. The new label, indicating the replacement resistor values should be attached to the RF casting.
If the A8 YO driver assembly is replaced, the shaping resistors from the defective assembly (which are mounted on a header) must be reinstalled in the new assembly.

NOTE: If the YO needs little or no compensation, some or all of the factory-select resistors may be omitted.

## +5V REGULATOR A9, BLOCK L

A9Q3 is a +5 VDC regulator mounted in a single package. It receives the +5 V UNREG line (slightly more than 5 V ) from the mainframe, and regulates it for use in the plug-in RF components.


| Hexadecimal | Binary | Decimal |
| :---: | :---: | :---: |
| 0 | 0000 | 0 |
| 1 | 0001 | 1 |
| 2 | 0010 | 2 |
| 3 | 0011 | 3 |
| 4 | 0100 | 4 |
| 5 | 0101 | 5 |
| 6 | 0110 | 6 |
| 7 | 0111 | 7 |
| 8 | 1000 | 8 |
| 9 | 1001 | 9 |
| A | 1010 | 10 |
| b | 1011 | 11 |
| C | 1100 | 12 |
| d | 1101 | 13 |
| E | 1110 | 14 |
| F | 1111 | 15 |

Figure 8-67. A8S1/S2 Switch Configuration

Table 8-21. A8P1 and A9P1 Pin-Outs

| A8P1 | Table 8-21. A8P1 and A9P1 Pin-Outs |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| PIN | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| $\begin{aligned} & 1 \\ & 23 \end{aligned}$ | YO LO FM FREQ CAL | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | A5P-2 <br> A10J1-37 | $\begin{aligned} & \mathrm{G} \\ & \mathrm{G} \end{aligned}$ |
| $\begin{aligned} & 2 \\ & 24 \end{aligned}$ | GND ANLG |  | NOT USED | L |
| $3$ $25$ | - 10VREF <br> BVIUNE | $\begin{aligned} & \text { OUT } \\ & \text { IN } \end{aligned}$ | $\begin{gathered} \text { A4P1-43,A6P1-39, } \\ \text { A7P1-3 } \\ \text { A6P1-42 } \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~B} \end{aligned}$ |
| $\begin{aligned} & 4 \\ & 26 \end{aligned}$ | GND ANLG |  | NOT USED | L |
| $\begin{aligned} & 5 \\ & 27 \end{aligned}$ | $\begin{gathered} \text { L SSRO } \\ +5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{I N} \end{aligned}$ | $\begin{aligned} & \text { A6P1-23 } \\ & \text { A3P1-6,7 } \end{aligned}$ | $\begin{aligned} & E \\ & L \end{aligned}$ |
| $\begin{aligned} & 6 \\ & 28 \end{aligned}$ | $\begin{aligned} & -40 \mathrm{~V} \\ & -15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { P1-11 } \\ & \text { P2-28 } \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ |
| $\begin{aligned} & \hline 7 \\ & 29 \end{aligned}$ | $+10 \mathrm{~V}$ <br> GND ANLG | IN | P1-8 | $\bar{L}$ |
| $\begin{aligned} & \hline 8 \\ & 30 \\ & \hline \end{aligned}$ | GND DIG GND DIG |  |  | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ |
| $\begin{aligned} & 9 \\ & 31 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{BD1} \\ & \mathrm{BDO} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { A3P1-9 } \\ \text { A3P1-31 } \end{array}$ | $\begin{aligned} & \mathrm{A}, \mathrm{C}, \mathrm{D} \\ & \mathrm{~A}, \mathrm{C}, \mathrm{D} \end{aligned}$ |
| $\begin{gathered} 10 \\ 32 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BD3} \\ & \mathrm{BD2} \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-10 } \\ & \text { A3P1-32 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline A, C, D \\ & A, C, D \end{aligned}$ |
| $\begin{gathered} 11 \\ 33 \end{gathered}$ | $\begin{aligned} & \text { BA1 } \\ & \text { BAO } \end{aligned}$ | $\begin{aligned} & \text { IN } \\ & \text { IN } \end{aligned}$ | $\begin{aligned} & \hline \text { A3P1-11 } \\ & \text { A3P1-33 } \end{aligned}$ | $\begin{aligned} & \mathrm{A}, \mathrm{~B}, \mathrm{C} \\ & \mathrm{~A}, \mathrm{~B}, \mathrm{C} \end{aligned}$ |
| $\begin{gathered} 12 \\ 34 \end{gathered}$ | $\begin{aligned} & \mathrm{BA} 3 \\ & \mathrm{BA} 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \text { A3P1-12 } \\ & \text { A3P1-34 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\begin{gathered} 13 \\ 35 \end{gathered}$ | $\begin{aligned} & \text { BD5 } \\ & \text { BD4 } \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { A3P1-13 } \\ & \text { A3P1-35 } \end{aligned}$ | $\begin{aligned} & \hline A, B, D \\ & A, B, D \end{aligned}$ |
| $\begin{gathered} 14 \\ 36 \end{gathered}$ | $\begin{aligned} & \mathrm{BD7} \\ & \mathrm{BD6} \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ | A3P1-14 <br> A3P1-36 | $\begin{aligned} & \mathrm{B}, \mathrm{D} \\ & \mathrm{~B}, \mathrm{D} \end{aligned}$ |
| $\begin{gathered} 15 \\ 37 \end{gathered}$ | GND ANLG GND ANLG |  |  | L |
| $\begin{gathered} 16 \\ 38 \\ \hline \end{gathered}$ | $\begin{array}{r} +20 \mathrm{~V} \\ +15 \mathrm{~V} \\ \hline \end{array}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \end{aligned}$ | $\begin{gathered} \hline \text { P1-7 } \\ \text { P2-29 } \end{gathered}$ | $L$ |
| $\begin{gathered} 17 \\ 39 \end{gathered}$ | $\begin{array}{r} -10 \mathrm{~V} \\ -40 \mathrm{~V} \end{array}$ | $\begin{aligned} & \text { IN } \\ & \mathbb{N} \end{aligned}$ | $\begin{aligned} & \hline \text { P1-13 } \\ & \text { P1-11 } \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ |
| $\begin{gathered} 18 \\ 40 \\ \hline \end{gathered}$ | LINST 2 | IN | A3P1-29 NOT USED | A |
| $\begin{array}{r} 19 \\ 41 \end{array}$ | GND ANLG |  | NOT USED | L |
| $\begin{gathered} 20 \\ 42 \end{gathered}$ | YO COLLECTOR |  | A9P1-2 NOT USED | 1 |
| $\begin{gathered} 21 \\ 43 \end{gathered}$ | YO BASE | OUT | A9P1-2 NOT USED | 1 |
| $\begin{gathered} \hline 22 \\ 44 \\ \hline \end{gathered}$ | YO COIL +20V FREQ REF | IN | $\begin{gathered} \text { A9P1-4 } \\ \text { A9P1-5,A7P 1-44 } \end{gathered}$ | I |

Table 8-21b. A8PI and A9P1 Pin-Outs

| A9P1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PIN | SIGNAL | 1/0 | TO/FROM | FUNCTION |
| $\begin{aligned} & \hline 1 \\ & 7 \end{aligned}$ | $\begin{aligned} & \text { YO BASE } \\ & +5 \mathrm{~V} \text { REG } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \mathrm{IN} \\ \text { OUT } \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { A8P1-21 } \\ \text { A10,4-7,A10J5-3,11 } \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{K} \\ & \mathrm{~J} \end{aligned}$ |
| $\begin{gathered} \hline 2 \\ 8 \end{gathered}$ | YO COLLECTOR SYTM COIL | $\begin{aligned} & \hline \text { OUT } \\ & \text { OUT } \end{aligned}$ | $\begin{gathered} \text { A8P1-1 } \\ \text { A7P1-22,A10J4-8 } \end{gathered}$ | K |
| $\begin{gathered} \hline 3 \\ 9 \end{gathered}$ | $\begin{gathered} +20 \mathrm{~V} \\ \text { SYTM BASE } \end{gathered}$ | $\begin{aligned} & \mathbb{N} \\ & \mathbb{N} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { P1-7 } \\ \text { A7P1-21 } \end{gathered}$ | K |
| $\begin{aligned} & \hline 4 \\ & 10 \end{aligned}$ | $\begin{gathered} \text { YO COIL } \\ \text { SYTM COLLECTOR } \end{gathered}$ | $\begin{gathered} \hline \text { OUT } \\ \text { IN } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { A8P1-22 } \\ & \text { A7P1-20 } \end{aligned}$ | K |
| $\begin{aligned} & \hline 5 \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { +20V FREQ REF } \\ & +20 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { OUT } \\ \text { IN } \\ \hline \end{gathered}$ | $\begin{gathered} \text { A7P1-44,A8P1-44 } \\ \text { P1-7 } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{K} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 6 \\ & 12 \end{aligned}$ | $\begin{gathered} \hline \text { GND ANLG } \\ +5 \mathrm{~V} \text { UNREG } \end{gathered}$ | IN | $\begin{gathered} \text { P2-27,58-59 } \\ \text { P2-63 } \end{gathered}$ | $\begin{aligned} & \mathrm{J} \\ & \mathrm{~J} \end{aligned}$ |





111111


## Troubleshooting the RF Section

NOTE: Many RF path failure symptoms are closely related to A4 ALC failures. Refer to A4 troubleshooting for additional information.

## INTRODUCTION

The RF path consists of the microcircuits and their bias boards that produce the actual front-panel RF output. These microcircuits are sealed, cannot be repaired, and are costly to replace. Ensure that associated control circuits (i.e. the other printed circuit boards) are working correctly before replacing any microcircuit components. When certain of a failure in the RF components, isolate the problem to a single microcircuit assembly.

Five RF assemblies have bias boards attached directly to the microcircuit packages:
The A17 band 0 amplifier is directly attached to its bias assembly. The A17A1 amplifier bias assembly cannot be repared, is not separately replaceable, and is supplied with the A17 microcircuit.

The bias boards for A12, A13, A14, and A16 contain factory adjusted or factory selected components, and cannot be separately replaced. If a bias assembly component (e.g. protection diode or transistor) has been externally damaged, it is acceptable (and economical) to replace that individual component. However, a bias assembly failure often indicates a failure inside the microcircuit and may require that the entire assembly be replaced.

## WARNING

Many microcircuits are extremely sensistive to static electric discharges (more so when the microcircuits are removed from their bias boards or control circuits).

Before handling a microcircuit, discharge your own body by touching the instrument chassis or microcircuit package. Avoid touching the center conductors of the RF connectors and bias feedthrus at all times.

Microcircuits should be stored and transported in static-protective packaging. Never package microcircuits with styrofoam, cellophane (unless treated for static), or adhesive tape.

Do not attempt to test any microcircuits, at a bias feedthru or the RF connectors, with an ohmmeter. Resistance measurements are rarely useful, and will often destroy a working microcircuit. Measure DC voltages at the bias feedthrus with a high-impedance DC voltmeter only with bias or control connections intact.

The following troubleshooting procedure traces power levels through the RF path. RF measurements should be made with a high-frequency spectrum analyzer or an RF power meter. A type-N female to SMA adapter, along with a short flexible RF cable terminated at both ends with SMA male connectors, will make troubleshooting easier.

Breaking RF connections within the ALC loop will cause the loop to go unleveled, producing abnormally high power levels (up to +20 dBm ) and harmonic distortion. In band 0, the ALC loop includes all connections between the A18 modulator/mixer and DC1 directional detector. In bands 1 through 3, the ALC loop includes connections between A16 modulator/splitter and DC2 directional coupler (Figure 8-24, within the A4 troubleshooting section, provides a graphic definition of the loop.) If necessary, the modulators may be externally biased using the open loop procedure described in the A4 troubleshooting section. If possible, avoid breaking the ALC loop to make RF measurements. In any case, it is a good idea to begin troubleshooting just outside the ALC loop

## FAILURE SYMPTOMS

The information below should be used to help systematically troubleshoot to the individual RF assembly Based on the failure symptom, the components most likely to have failed are listed, with the most probable failure cited first. Hints for ensuring that the RF path is actually responsible for the failure are also given. For troubleshooting information related to a specific assembly, refer to the paragraphs titled Microcircuit Verification By Assembly.

NOTE: All references to test points, pin connections, etc., can be located on the RF schematic.

## NO RF POWER - All Bands

## A13 YIG Oscillator

A YO fallure is indicated if the RF power at the rear panel AUX OUTPUT connector is less than -10 dBm (nominally 0 dBm ). Check power supplies and bias levels. L RF ON (TP "ON") should be at -10 VDC. TP " $G$ " should be approximately -2 VDC. Check TP " $M$ " for the waveform entitled YO COIL, Figure 8-67, within the A8 service section. This waveform represents the current across the main coil. Check the RF output directly at the $Y O$ for approximately +14 dBm at several frequencies.

## A16 Modulator/Splitter

A modulator/splitter failure is indicated if there is at least -10 dBm at the rear panel AUX OUTPUT connector. Disconnect PULSE MOD input to A16J4 to elıminate the possibility of the pulse modulation circuit (on the A6 sweep control assembly) turning the RF power off If there is still no RF output power, check the modulator/splitter output power at A16J6 and J7.

## A12 Switched YTM

The easiest place to access the A12 SYTM RF output is at the W15 input to DC2 directional coupler. Also check the SYTM power supplies and bias voltages

## NO RF POWER - Band 0

## A17 Amplifier

Check power supplies. Check the power directly out of A17. This will open the ALC loop. Expect to measure approximately +20 dBm unleveled RF output with high harmonic distortion. If this is undesirable, refer to A4 troubleshooting and follow the open loop procedure to externally level the RF while opening the ALC loop.

## A18 Modulator/Mixer

If A18 is the suspected component, remove the A4 assembly. This removes all modulator current and provides an unrestricted path for RF. If full unleveled RF power is achieved, refer to A4 troubleshooting. If band 0 remains dead, disconnect W23 and check the RF output directly out of the mixer (open loop power should measure approximately -12 dBm ).

## A11 Cavity Oscillator

Check power supplies Check RF output for approximately +9 dBm at 3.8 GHz .

## NO RF POWER - Bands 1 through 3 <br> A16 Modulator/Splitter

Remove the A4 assembly. This removes all bias current from the modulator and provides an unrestricted path for RF. If full unleveled power is achieved, refer to A4 troubleshooting. If bands 1 through 3 remain dead, disconnect W20 and check the RF output directly out of A16 (open loop power should measure approximately +9 dBm ).

## A14 Power Amplifier

Check power supplies. Verify that L AMP OFF is a logic high (it is pulled high on A14A1 and is a "no connection" on the A10 motherboard). The easiest place to access the A14 output power is at the output of the AT1 isolator (approximately +26 dBm ). If there is no power at this point check the power directly at the A14 output.

## A12 Switched YTM

Verify the PIN SW control voltage (A6TP6) is +10 V for band 0 and -5 V for bands 1 through 3. The easiest place to access the SYTM RF output is at the W15 input to DC2 directional coupler.

## MAXIMUM RF UNLEVELED POWER - All Bands

Refer to this symptom under A4 troubleshooting.

# MAXIMUM UNLEVELED RF POWER - Band 0 DC1 Directional Detector 

Select a CW frequency in band 0. Verify maximum unleveled RF output power. Check INT DET 0 output to be equal to or more negative than -0.2 VDC. (It may be necessary to perform INT DET 0 BIAS adjustment. Refer to Section 5, Adjustments.) For more information, refer to A4 troubleshooting. HSA17 Modulator/MixerCheck modulator bias line MOD 0. It should be slightly negative. If it is approximately +4 VDC while A4TP6 is approximately +4 VDC, the modulator diode is probably open. If MOD 0 is at 0.0 VDC, but A4TP6 is at +4 VDC, troubleshoot the A4 modulator drivers and connections to the modulator.

## MAXIMUM UNLEVELED RF POWER - Bands 1 through 3 CR1 Detector

Select a CW frequency in band 1 and check for maximum unleveled RF output power. Check the output of CR1 for approximately -0.05 VDC, using an SMC tee or by probing A4P1-20.

## A16 Modulator/Splitter

If CR1 produces about -0.05 VDC, check that A4TP6 is at +4 VDC . If not troubleshoot A4. Then check MOD 1. It should be slightly negative. If it is approximately +4 VDC the modulator diode is open. If MOD 1 is near 0.0 VDC while A4TP6 measures +4 VDC, check A4 mod drivers and the connections to the modulator.

## HARMONIC DISTORTION - All Bands

## A13 YIG Oscillator

Refer to Section 5, Adjustments, and perform the harmonic adjustments. If harmonics are still unacceptable in all bands, check the spectral purity of the YO output. If harmonics are less than 14 dB below the fundamental, replace A13.

## HARMONIC DISTORTION - Band 0

## A17 Amplifier

Check the power level into A18 modulator/mixer, and trace the problem back through the RF path if it is too low. Measuring power or spectral content directly out of A18 or A17 will break the ALC loop, causing maximum unleveled power and high harmonic distortion even without a failure. Refer to A4 troubleshooting and perform the open loop procedure. This procedure externally blases the modulators to level RF power while the ALC loop is open.

## HARMONIC DISTORTION - Bands 1 through 3

## A14 Power Amplifier

Check power supplies and biases. Check power levels into A14. Measuring power or spectral content into or out of A14 will break the ALC loop and cause distortion even without a failure. Refer to A4 troubleshooting and perform the open loop procedure. This procedure externally biases the modulators to level RF power while the ALC loop is open.

## SPURIOUS DISTORTION - Band 0

## A18 Modulator/Mixer

Select a CW frequency in band 0 , and check RF output for spurs 3.8 GHz removed from the carrier. The mixer may be leaking the swept LO frequency ( $3.81-6.2 \mathrm{GHz}$ ). However, the A17 amplifier should filter these out.

## POWER DROP-OUTS - Any Band

## A13 YIG Oscillator

If power is present and leveled across part of a band, but drops out entirely for the rest of the band, suspect A13. Check for power dropouts at the rear panel AUX OUTPUT connector.

## POWER HOLE - Any Band

Check all RF connections in the proper loop(s). Narrow-band power dips or "holes" are usually the result of loose or faulty RF connections. Tighten all RF connectors internally. Secure the front-panel RF connection. Inspect the front-panel RF connector for damage or wear, and clean or replace parts as necessary Section 6, Replaceable Parts, provides an exploded view of this connector.

## DC BIAS AT RF OUTPUT

## A12 Switched YTM

The SYTM provides the DC blocking function for the RF plug-in output port. If a DC bias exists at the front-panel connector, the fallure is almost certainly in A12.

## MICROCIRCUIT VERIFICATION BY ASSEMBLY

The information below is organized by microcircuit assembly in RF signal flow order It provides troubleshootıng tips to isolate a particular microcircuit fallure. This information is intended as a guide. Any suspected falure should be thoroughly researched before replacements are made.

The general approach to troubleshooting is:

1. Make sure that all power supply voltages are present. If not, trace the problem back through the RF plug-in to the HP 8350.

2 Make sure all bias and control signals are present. If not, trace the problem back to the supplying assemblies.

3 Check the RF levels into the suspected microcircuit. If faulty, trace the problem back through the RF path.
4. Check the RF levels out of the suspected microcircuit. If faulty, replace the assembly.

IN EVERY CASE, check power supply voltages. Make sure control signals and bias voltages are being supplied from the other circuits before replacing any microcircuit. Refer to the troubleshooting information appropriate to the assembly supplying the control signals for voltage levels and waveforms.

## A13 YIG Oscillator

Check RF output at the rear panel AUX OUT for greater than $\mathbf{- 1 0} \mathrm{dBm}$, then check power directly from the YO for about +14 dBm .

## A16 Modulator/Splitter

RF power into A16 can be checked at the rear panel AUX OUT. The pulse modulator can be disabled by disconnecting the PULSE MOD input at A16J4. Verify output power at both A16 outputs.

## A11 Cavity Oscillator

The output of this assembly should measure approximately +9 dBm RF power at 3.8 GHz .

## A18 Modulator/Mixer

Ensure that A11 is functioning, and A16 modulator/splitter is transmitting power in band 0 . Control line MOD 0 should be near +0.7 VDC . If not, remove the modulation control wire and check for approximately +5 VDC. If this is not the case, troubleshoot A4. To verify the modulator/mixer, remove the A4 assembly. Monitor the RF output directly from A18. In this open loop condition the power should measure approxımately $\mathbf{- 1 2 \mathrm { dBm } \text { . (Expect high harmonic distortion.). }}$

## A17 Amplifier (Band 0)

Check for power input as described under A18, above. Verify RF output at approxımately +20 dBm unleveled with high harmonic distortion. When trying to isolate harmonic sources, refer to A4 troubleshooting and follow the open loop procedure. This procedure externally biases the modulators to level the RF power under open loop conditions.

## DC1 Directional Detector

Check for approximately +15 dBm of leveled output power Ensure that band 0 power is nominally +10 dBm and check the detector output, E2, for approximately -0.2 VDC or more negative. If temperature drift is suspected, check that the INT DET 0 BIAS adjustment (A4R4) has an effect on the detected output level. If it does not, replace DC1.

## A15 DC Return

An A15 failure is extremely unlikely. However, this component can be tested OUT OF CIRCUIT with an ohmmeter. Verify that both connectors provide a DC short to ground

## A14 Power Amplifier

Ensure that A16 transmits approximately +9 dBm RF power. If not, trace the problem back to the YO

## AT1 Isolator

Check the RF output directly from the isolator. Insertion loss through this device should be less than 1 dB .

## A12 SYTM

For band 0 , the RF path through A12 is essentally a straight through path. Verify the PIN SW input is +10 VDC when in band 0 .

For bands 1 through 3, check the PIN SW and SRD BIAS levels. If RF output power is significantly increased by adjusting the front panel PEAK control, perform the SYTM to YO tracking adjustment in Section 5.

## DC2 Directional Coupler

Insertion loss through the coupler should be less than 1 dB in all bands. Failures here are extremely unlikely.

## CR1 Detector

Check the detector output for approximately -0.05 VDC in bands 1 through 3 when leveled at +10 dBm , and slightly more negative when unleveled. This measurement can be taken at the detector output using an SMC tee or by probing A4P1-20 (accessible on the underside of motherboard A10).

## A19 Step Attenuator (Option 002 Only)

Check the output of $D C 2$ for approximately +10 dBm . Verify that $A 3$ configuration switch is set for Option 002 (see A3 troubleshooting, Table 8-10). Set the HP 8350 front panel step keys, [ $\sim$ [ $;$ ], for 10 dB steps. Increment the power setting with the step keys to run the attenuator through its 70 dB range. (Power meters will typically NOT have the dynamic range to verify this operation.) The control circuits can be manually exercised by operatıng the sweep oscillator in the CW mode and performing a hex data write to address 2F00. Enter two hex digits in the format $0 \mathrm{x}^{\prime \prime}$, where 00 equates with 0 dB attenuation, 01 with 10 dB attenuation, 02 with 20 dB attenuation, and so on.

## RF Section, Circuit Description

## INTRODUCTION

The RF Section includes the high frequency microcircuits, with their bias boards, that produce the actual RF output power. These components include A11 through A19, AT1, DC1, DC2, and CR1. All other plug-in assemblies function essentially to control these RF components. The connections between microcircuits and other assemblies are provided on the overall block diagram. Refer to the overall block diagram circuit description for a more general, functional description.

NOTE: Assembly circuit descriptions are discussed in signal flow order. Headings indicate in which frequency band(s) the assembly is active.

## BANDS 0 THROUGH 3

## A13 YIG Oscillator

The A13 YIG oscillator is a solid-state tunable microwave source. Its output frequency ranges from 2.4 to 7.0 GHz , with approximately +12 to +14 dBm of output power. The oscillator's resonant tank circuit is basically a small YIG sphere with a resonant frequency which depends on the surrounding magnetic field strength. The magnetic field is established by an opposing pair of electromagnetic "main coils". Changing the current through the coils changes the magnetic field strength, and hence the frequency of oscillation. The sphere is lightly coupled to a bipolar transistor, providing the gain necessary to sustain oscillation. A FET amplifier provides the final output power gann.

The A13A1 YO bias assembly supplies the biasing for the oscillator and YO amplifier. This assembly is matched to the YO, and cannot be separately replaced. The bias assembly provides zener protection against high voltage transients that appear across the main coils. It also supplies current for a resistive heater that helps maintain the oscillator at a constant temperature. Factory adjustment R4 optimizes the FET gate bias for minimum harmonics.

## A16 Modulator/Splitter

The A16 modulator/splitter divides the YO output into two paths (one for band 0 and the other for bands 1 through 3). The RF input from the YO is coupled off and supplied to the rear panel AUX OUTPUT with a power level of approximately 0 dBm .

The modulator/splitter uses two PIN diode modulators (a third is not used). The PULSE MOD input switches its PIN diode modulator full on or full off, and provides an RF on/off ratio of greater than 30 dB. Since this modulator is positioned before the splitter, it provides pulse modulation for all bands.
The MOD 1 input provides amplitude control for bands 1 through 3 and is used for amplitude leveling.

## BAND 0

## A18 Modulator/Mixer

The A18 modulator/mixer mixes a fixed 3.8 GHz signal with the swept 3.81 to 6.2 GHz YO output, producing the 0.01 to 2.4 GHz RF output in band 0 . Unwanted mixing products are minimized by frequency selective circuits within the microcircuit. The swept YO output, after passing through the A16 modulator/splitter, acts as the local oscillator signal for the mixer. The internal PIN diode modulator attenuates the fixed 3.8 GHz input, providing both amplitude leveling and square wave modulation (generated by the HP 8350 mainframe) for band 0 . The mixer has a high conversion loss, and produces approxımately -12 dBm of mixed output with +9 dBm of 3.8 GHz input and no modulator attenuation.

## A11 Cavity Oscillator

The A11 cavity oscillator provides a fixed 3.8 GHz RF output at approximately +9 dBm to mix down the swept YO output, yielding the band 0 heterodyned low-frequency output. This source is extremely stable in both frequency and amplitude. The +20 V and -10 V lines provide power for the A11 assembly, and two large, separately replaceable capacitors help filter these supplies to reduce residual FM noise.

## A17 Amplifier

The A17 amplifier provides approximately 40 dB of gain from 0.01 to 2.4 GHz for band 0 . The amplifier gain drops sharply at higher frequencies, providing a low-pass nature which rejects the unwanted mixing products. The A17A1 amplifier bias assembly provides the various bias currents for the band 0 amplifier. It is matched and attached to the microcircuit at the factory, has no adjustments or replaceable parts, and cannot be replaced separately as an assembly. The +20 V and $L$ BORF ON lines provide the power. When the RF is "off" or the plug-in is operating in bands 1 through 3, the bias is removed, shutting down the amplifier altogether.

## DC1 Directional Detector

The DC1 directional detector detects the RF power amplitude for band 0 leveling. The insertion loss for the entire package is less than 3.5 dB .

A simple resistive directional bridge samples a portion of the RF energy to a diode detector. The RF is rectified and filtered, providing a voltage proportional to the peak RF amplitude, which is used for leveling in band 0. A single resistor (A16A1R9) biases the detector diode through feedthrough E1. Feedthrough E2 carries the detected signal, but also carries a second bias current from the A4 assembly for a second, temperature-compensating diode. An internal resistor helps protect the staticsensitive diodes.

## A15 DC Return

The A15 DC return is simply a shunt RF choke which allows DC bias currents to flow to ground without shunting any RF energy. Insertion loss is typically less than 0.5 dB .

## BANDS 1 THROUGH 3

## A14 Power Amplifier

The A14 power amplifier amplifies the fundamental YO output, covering the 2.4 to 7.0 GHz range. The amplifier provides approximately 25 dB of gain at maximum leveled power.

The A14A1 amplifier bias assembly contains several factory adjusted bias adjustments. These are adjusted at the factory to minimize harmonics.

## AT1 Isolator

AT1 provides 20 dB of isolation and is accountable for less than 1 dB of insertion loss. AT1 improves the match to the SYTM.

## BANDS 0 THROUGH 3

## A12 SYTM

The A12 switched YIG tuned multiplier uses a PIN diode switch to select one of two RF inputs. For band 0 , the SYTM provides a straight through path for the 0.01 to 2.4 GHz RF from the A 15 DC return. Insertion loss for band 0 is typically less than 0.5 dB .

For bands 1 through 3, the RF from the AT1 isolator is selected. This RF input is applied through an impedance matching circuit to a SRD (step recovery diode) which has an output that is rich in harmonics. The SRD BIAS applied to the diode is changed for each band to optimize the generation of the harmonic used for that band (band $1=$ fundamental, band $2=$ second harmonic, band $3=$ third harmonic). The YIG tuned filter is a tunable bandpass filter which is tuned to the RF output frequency by the SYTM coil drive-current supplied by the A7 SYTM driver.

The filter's bandpass frequency is determined by a small YIG sphere with a resonant frequency that depends on the surrounding magnetic field strength. The magnetic field is established by an opposing pair of electromagnet coils. Changing the current through the coils changes the magnetic field strength, and hence the bandpass frequency.

The dynamic response of the SYTM (i.e. how fast the bandpass frequency changes for a fast change in coil current) is limited, due to the inductive and magnetic delays of the electromagnet coils and poles. Delay compensation circuits help during a sweep, but frequency modulation is limited to low modulation frequencies. Since the range of deviation for high-frequency modulation is limited by the YIG oscillator, the RF frequency stays within the bandpass of the SYTM, and the SYTM does not need to be modulated at higher rates.

## DC2 Directional Coupler

The DC2 directional coupler has a $\mathbf{- 1 6} \mathrm{dB}$ coupling coefficient. The reverse-coupled port is terminated. The coupled output is sent to the CR1 detector for leveling in bands 1 through 3. Although the band 0 output ( 0.01 to 2.4 GHz ) must pass through the DC2 assembly, it plays no part in band 0 leveling. The insertion loss is less than 0.8 dB , not including the coupled power loss.

## CR1 Detector

The CR1 detector rectifies and filters the RF output coupled by the DC2 directional coupler for leveling in bands 1 through 3.

## A19 Step Attenuator (Option 002 Only)

On RF plug-ins equipped with Option 002, the A19 step attenuator provides 70 dB of attenuation in 10 dB steps. Combined with the range of the ALC loop, this yields a maximum power range of +10 to -75 dBm . The step attenuator functions as three fixed attenuators, with 10,20 , and 40 dB of attenuation. (The 40 dB attenuator is actually two 20 dB attenuators which are selected as a pair.) Latching relays close contacts which either insert these attenuators in the RF path or bypass them. The control and drive circuitry for the attenuator is located on the A2 front panel interface assembly. The insertion loss, with 0 dB attenuation selected, is may be as much a 5 db at 20 GHz (See specifications in Section I).

## RF Output Connector

On standard or Option 002 instruments, the RF output is directed to the front panel. On plug-ins with Option 004 (with or without other options), the output is directed to the rear panel. The standard RF output connector is a female type-N.


P/O HP P/N 5086-7441

Figure 8-72. A12A1 SYTM Bias, Component Locations


Figure 8-73. A13A1 YO Bias, Component Locations


P/O HP P/N 5086-7409

Figure 8.74. A14A1 Power Amplifier Bias, Component Locations


Figure 8-75. A16A1 Modulator/Splitter Bias, Component Locations


## POWER SUPPLY PLUG-IN INTERFACE CONNECTOR P1



Figure 8-77. Interface Signals on Connector P1

## PLUG-IN INTERFACE CONNECTOR P2



Figure 8-78. Interface Signals on Connector P2

Table 8-22. HP 83592A Cable List (1 of 2)

| Cable | Description |  | Connections |
| :---: | :---: | :---: | :---: |
| W1 | Cable Assembly, Rigıd RF, RF Out | $\begin{aligned} & \text { DC2 } \\ & \mathrm{J} 1 \end{aligned}$ | Directional Coupler Front Panel RF Output (Type-N) |
| W2 | Cable Assembly, Coax. Blue | J2 <br> A10J6 | Front Panel EXT/MTR ALC Input Motherboard |
| W3 | Cable Assembly, Ribbon, Front Panel | $\begin{aligned} & \text { A10J1 } \\ & \text { A2J1 } \end{aligned}$ | Motherboard Front Panel |
| W4 | Cable Assembly, Ribbon, RF Section | A10J4 A12 <br> A13 | Motherboard SYTM YO |
| W5 | Cable Assembly, Coax, White, Pulse In | J4 AAOE9 | Rear Panel BNC (PULSE IN) Motherboard |
| W6 | Cable Assembly, Coax, Red. Pulse Mod | $\begin{aligned} & \text { A10E8 } \\ & \text { A16 } \end{aligned}$ | Motherboard Modulator/Splitter |
| W7 | Cable Assembly, Coax, Orange, Vtune | $\begin{aligned} & \text { P1-A1 } \\ & \text { A10E7 } \end{aligned}$ | Rear Panel Interface Motherboard |
| W8 | Cable Assembly, Coax, Gray | CR1 <br> A10E6 | Detector (Bands 1 through 3) Motherboard |
| W9 | Cable Assembly, Coax, Blue, FM | $\begin{aligned} & \text { A10E5 } \\ & \text { A12A1J2 } \end{aligned}$ | Motherboard YO (FM Coil) |
| W10 | Cable Assembly, Coax, Purple | $\begin{aligned} & \mathrm{DC1} \\ & \mathrm{~A} 10 \mathrm{E} 4 \end{aligned}$ | Directional Detector Motherboard |
| W11 | Cable Assembly, Coax, Green, FM In | A10E3 | Motherboard |
| W12 | Cable Assembly, Coax, Brown, AM In | P1-A4 <br> A10E2 | Rear Panel Interface Motherboard |
| W13 | Cable Assembly, Coax, Yellow, Mod 1 | A10E1 <br> A16 | Motherboard Modulator/Splitter |
| W14 | Cable Assembly, Ribbon, RF Section | A10J5 <br> A14A1J1 <br> A16A1 | Motherboard <br> Power Amplifier (2.1 to 20 GHz ) Modulator/Splitter |
| W15 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { A12 } \\ & \text { DC2 } \end{aligned}$ | SYTM <br> Directional Coupler |
| W16 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { AT1 } \\ & \text { A12 } \end{aligned}$ | Isolator SYTM |
| W17 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { A14 } \\ & \text { AT1 } \end{aligned}$ | Power Amplifier ( 2.0 to 20.0 GHz ) Isolator |

Table 8-22. HP 83592A Cable List (2 of 2)

| Cable | Description |  | Connections |
| :---: | :---: | :---: | :---: |
| W18 | Cable Assembly, Rigid RF | $\begin{aligned} & \mathrm{DC} 1 \\ & \mathrm{~A} 15 \end{aligned}$ | Directional Detector DC Return |
| W19 | Cable Assembly, Rigid RF | $\begin{aligned} & \mathrm{A} 17 \\ & \mathrm{DC} 1 \end{aligned}$ | Amplifier ( 0.01 to 2.1 GHz ) Directional Detector |
| W20 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { A16 } \\ & \text { A14 } \end{aligned}$ | Modulator Splitter <br> Power Amplifier ( 2.0 to 20.0 GHz ) |
| W21 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { A16 } \\ & \text { A18 } \end{aligned}$ | Modulator/Splitter Modulator/Mixer |
| W22 | Cable Assembly, Rigid | $\begin{aligned} & \text { A11 } \\ & \text { A18 } \end{aligned}$ | Cavity Oscillator Modulator/Mixer |
| W23 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { A18 } \\ & \text { A17 } \end{aligned}$ | Modulator/Mixer <br> Amplifier ( 0.01 to 2.1 GHz ) |
| W24 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { A15 } \\ & \text { A12 } \end{aligned}$ | DC Return SYTM |
| W25 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { A13 } \\ & \text { A16 } \end{aligned}$ | YO <br> Modulator/Splitter |
| W26 | Cable Assembly, Rigid RF | $\begin{aligned} & \text { A16 } \\ & \text { J3 } \end{aligned}$ | Modulator/Splitter <br> Rear Panel Type-N (AUX OUTPUT) |
| W27 | Cable Assembly, RF Section | A16A1 <br> A11 <br> A17 <br> A18 <br> DC1 | Modulator/Splitter <br> Cavity Oscillator <br> Amplifier ( 0.1 to 2.1 GHz ) <br> Modulator/Mixer <br> Directional Detector |
| W28 | Cable Assembly, Power Supply | $\begin{aligned} & \text { P1 } \\ & \text { A10J3 } \end{aligned}$ | Rear Panel Interface Motherboard |
| W29 | Cable Assembly, Ribbon | P2 <br> A3J3 <br> A10.J2 <br> J5 | Rear Panel Interface <br> Digital Interface Board <br> Motherboard <br> Rear Panel BNC (1V/0.5V/GHz Output) |



Figure 8-79. A10 Motherboard, Component Locations

|  | 岛 |  |  |  |  | 岛灾 |  | 灾 |  |  | 岛它 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | － |  |  |  |  |  |  |  |  |  |  |  |
| － |  | ＝ | $\sigma$ | のツのワ | \％ | テ | 市 |  | こかセ0－ | 合号 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 울 |  | \％ | ¢の®～0 | m | ～ |  |  |  |  | $\Xi$ |  |  |  |  |  |  |
| 矣空 |  | سニす |  | ¢ | $\because$ |  |  |  |  |  |  |  |  |  |  |  |
|  | \％ | \％ |  | $\mathfrak{m}$ | ～ぃ \％ |  |  | 우휴․ |  |  |  |  |  |  |  |  |
| 플 |  | ¢ニ戸 | － 0 － | $\underset{m}{\sim}$ |  |  |  |  |  | む | ی ~ |  |  |  |  |  |
| 品京 | ＊ | \％ 5 示 | －0～ | ¢ |  | $\cdots$ |  |  |  | $\stackrel{\sim}{2}$ |  |  |  |  |  |  |
| b |  |  |  |  | \％ |  |  |  |  |  |  | $\cong \cong=\sim$ | 뜨유들 | 데댸 | ～のいい | os |
| $\stackrel{\text { ì }}{\text { ¢ }}$ |  | m＝ | $\overline{\mathrm{m}} \times$ |  | \％ |  | \％ |  | $\because$ ¢ |  |  |  |  |  |  |  |
|  |  |  |  |  | $\bigcirc \sim$ |  |  |  |  |  |  |  | すテロッ＝ | ヱ $\simeq$ ¢ | ※～mm | $\sim$ |
|  | O |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  <br> $\geqq \geqq \geqq \geqq \geqq$ <br>  <br> 产帝妾产 |  |  |
| ¢ |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline \bar{\top} \\ \bar{T} \\ \frac{3}{2} \end{array}$ | $\frac{9}{2} \frac{9}{2} \frac{9}{2}$ |  |  |  |  |  |  |  |  |
| 董 |  |  |  | 呂吕吕管 |  |  | \％ |  |  |  |  |  |  |  |  |  |





## REGIONAL SALES AND SUPPORT OFFICES

For information relating to Sales or Support of Hewlett-Packard products first contact your local Hewlett-Packard office listed in the white pages of your telephone directory. If none is listed locally, contact one of the addresses IIsted below to obtain the address or phone number of the Hewlett-Packard Sales or Support office nearest you.

## ASIA

Hewlett-Packard Asia Ltd. 47/F, 26 Harbour Road, Wanchai, HONG KONG
G.P O. Box 863, Hong Kong

Tel: (852) 5-8330833
Telex: 76793 HPA HX
Cable: HPASIAL TD

## AUSTRALASIA

Hewlett-Packard Australia Ltd.
31-41 Joseph Street
BLACKBURN, Victoria 3130
Australia
Tel: (61) 895-2895
Telex: 31-024
Cable: HEWPARD Melbourne
CANADA
Hewlett-Packard (Canada) Ltd. 6877 Goreway Drive
MISSISSAUGA, Ontario L4V 1M8
Tel: (416) 678-9430
Telex. 069-8644
JAPAN
Yokogawa-Hewlett-Packard Ltd.
29-21 Takaıdo-Hıgashi, 3 Chome
Suginami-ku TOKYO 168
Tel: 03 (331) 6111
Telex: 232-2024 YHPTOK
MEDITERRANEAN AND
MIDDLE EAST
Hewlett-Packard S.A. Mediterranean and Middle East Operations
Atrina Centre
32 Kifissıas Avenue
Paradissos-Amarousion, ATHENS
Greece
Tel: (30) 6828811
Telex: 21-6588 HPAT GR
Cable HEWPACKSA Athens

## BENELUX \& SCANDINAVIA

Hewlett-Packard S.A
Uilenstede 475
P.O. Box 999

NL-1183 AG AMSTELVEEN
The Netherlands
Tel: (31) 20/43 7771
Telex. 18919 hpner nl

## SOUTH \& EAST EUROPE, AFRICA

Hewlett-Packard S.A.
7, rue du Bois-du-Lan
CH-1217 MEYRIN 2, Geneva
Switzerland
Tel: (41) 22/83 1212
Telex: 27835 hmea
Cable' HEWPACKSA Geneve

## FRANCE

Hewlett-Packard France
Parc d'actıvites du Bois Briard
2, avenue du Lac
91040 EVRY Cedex
Tel 1 6/077 8383
Telex: 6923 15F

## GERMAN FEDERAL REPUBLIC

Hewlett-Packard GmbH
Hewlett-Packard-Strasse
Postfach 1641
D-6380 BAD HOMBURG
West Germany
Tel: 06172/400-0
Telex: 410844 hpbhg

## ITALY

Hewlett-Packard Italiana S.p.A.
Via G. Di Vittorio 9
1-20063 CERNUSCO SUL
NAVIGLIO
(Milano)
Tel: 02/92 3691
Telex: 334632

## UNITED KINGDOM

Hewlett-Packard Ltd.
King Street Lane
Winnersh, WOKINGHAM
Berkshire RG11 5AR
Tel: 734/78 4774
Telex: 847178

## EASTERN USA

Hewlett-Packard Co. 4 Choke Cherry Road
ROCKVILLE, MD 20850
Tel: (301) 670-4300

## MIDWESTERN USA

Hewlett-Packard Co.
5201 Tollview Drive
ROLLING MEADOWS, IL 60008
Tel: (312) 255-9800

## SOUTHERN USA

Hewlett-Packard Co. 2000 South Park Place P.O. Box 105005

ATLANTA, GA 30348
Tel: (404) 955-1500

## WESTERN USA

Hewlett-Packard Co. 5161 Lankershim Blvd. P.O. Box 3919

NO. HOLLYWOOD, CA 91609
Tel: (818) 506-3700

## OTHER INTERNATIONAL AREAS

Hewlett-Packard Co. Intercontinental Headquarters 3495 Deer Creek Road
PALO ALTO, CA 94304
Tel: (415) 857-1501
Telex: 034-8300
Cable: HEWPACK

February, 1986

## MANUAL CHANGES SUPPLEMENT

## HP 83592A RF Plug-in

## NOTE

Manual Change Supplements are revised as often as necessary to keep manuals as current and accurate as possible. Hewlett-Packard recommends that you periodically order the latest edition of this supplement Copies are available through any HP office. When ordering copies, quote the supplement part number from the bottom of this page, or the model number and print date from the title page of the manual.

MANUAL IDENTIFICATION

Manual Pat Number: 83592-90074
Date Printed: August 1987

This supplement contains important information for correcting manual errors and for adapting the manual to instruments containing improvements made after the printing of the manual.

TO USE THIS SUPPLEMENT: Make all changes applicable to the serial prefix or number of your instrument as indicated in the following reference table.

Note that there may be more than one Title Page and/or Parts Cross-Reference Table included in this supplement. The last changes applicable to your instrument will contain the most current information for these specific pages.

```
\square = NEW ITEM, CHANGED ITEM
```

= NEW ITEM
REFERENCE TABLE

| Serial Prefix or Number | Make Manual Changes |
| :---: | :--- |
| 2718 A | $1,4,5,10,11$ |
| 2726 A | $1,2,4,5,10,11$ |
| $2809 \mathrm{~A}, 2815 \mathrm{~A}$ | $1,2,4,5,10,11$ |
| 2830 A | $1,2,4,5,7,10,11$ |
| 2836 A | $1,2,4-7,10,11$ |
| 2911 A | $1,2,4-8,10,11$ |
| 2914 A | $1,2,4-10,11$ |
| 3010 A | $1,2,4-10,11$ |
| 3050 A | $1,2,4-11$ |

## = NEW ITEM

NUMBERED CHANGES INDEX

| Serial Prefix Number | Change Number | Assemblies Affected | New Assembly Part Number | Manual Sections Affected |
| :---: | :---: | :---: | :---: | :---: |
| 2718A | 1 | A3 | - | Replaceable Parts |
| 2726A | 2 | A4 | - | Replaceable Parts |
| 2809A, 2815 | 3 | N/A | - | N/A |
| N/A | 4 | N/A | - | Performance Tests |
| N/A | 5 | N/A | - | Performance Tests |
| 2830A | 7 | A8 | - | Replaceable Parts Service |
| 2836A | 6 | A2, A10 | $\begin{aligned} & 83590-60082 \\ & 83595-60081 \end{aligned}$ | Replaceable Parts Service |
| 2911A | 8 | A8 | 83595-60089 | Replaceable Parts Service |
| 2914A | 9 | A14 | - | Service |
| 3010A | 10 | A1 | 83592-60148 | Replaceable Parts Service |
| 3050A | 11 | A14 | 83592-69113 | Replaceable Parts Service |

## CHANGE 1

Change 1 documents serial number prefix 2718A.
This change installs revision 8.0 firmware.

## INSTRUCTIONS

Replace - Replace the existing manual page(s) with the page(s) provided in this change These page(s) supersede the existing page(s) in the manual, provided that the senal number prefix of your instrument is the same or higher than the one indicated on this page. To keep your documentation applicable to all versions of instruments, place the superseded page(s) in the MANUAL BACKDATING section of your manual

ADD - Add the page(s) to your manual as indicated. Do not remove any page(s).

Replace the following page:
Title Page

Add the following page:
6-6a, 6-6b behind page 6-6

## HP 83592A <br> RF PLUG-IN (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-ın having serial number prefix 2645A.

For additional information about serial numbers, refer to INSTURMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Print Date: 22 OCTOBER 1987 Change 1 documents serial number prefix 2718A.
©Copyright
HEWLETT-PACKARD COMPANY
1987 1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403 U.S.A.

When replacing a part, cross-reference it to the following table. If the part does not appear in this table, use the original part number in Table 6-3.

| Ref. Desig. | HP Part Number | Replace with HP Part Number | New Description | Serial Prefix or Number Affected |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { A3U1 } \\ & \text { A3U2 } \end{aligned}$ | $\begin{aligned} & 83592-80030 \\ & 83592-8003 \end{aligned}$ | $\begin{aligned} & 83592-80045 \\ & 83592-80046 \end{aligned}$ | ROM <br> ROM <br> NOTE: A3U1, A3U2 are not separately replaceable. | $\begin{aligned} & 2718 A \\ & 2718 A \end{aligned}$ |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## CHANGE 2

Change 2 documents serial prefix 2726A.
This change replaces A4U7, and A4R64.

## INSTRUCTIONS

Replace - Replace the existing manual page(s) with the page(s) provided in this change. These page(s) supersede the existing page(s) in the manual, provided that the serial number prefix of your instrument is the same or higher than the one indicated on this page To keep your documentation applicable to all versions of instruments place the superseded page(s) in the MANUAL BACKDATING secuon of your manual.

## Add the following pages.

Title Page
0-6a, 6-6b behind page 6-6

# HP 83592A <br> RF PLUG-IN (Including Options 002 and 004) 

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in having serial number prefix 2645A.

For additional information about serial numbers, refer to INSTURMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Print Date: 22 OCTOBER 1987
Change 1 documents serial number prefix 2718A.
Change 2 documents serial number prefix 2726A.
©Copyright HEWLETT-PACKARD COMPANY 1987 1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403 U.S.A.

When replacing a part, cross-reference it to the following table. If the part does not appear in this table, use the original part number in Table 6-3.

| Ref. Desig. | HP Part Number | Replace with HP Part Number | New Description | Serial Prefix or Number Affected |
| :---: | :---: | :---: | :---: | :---: |
| A3UI <br> A3U2 <br> A4R64 A4U7 | $\begin{gathered} 83592-80030 \\ 83592-80031 \\ 0698-7256 \\ 1820-1197 \end{gathered}$ | $\begin{gathered} 83592-80045 \\ 83592-80046 \\ 0698-7243 \\ 1820-1425 \end{gathered}$ | ROM <br> ROM <br> NOTE: A3U1, A3U2 are not separately replaceable <br> FIXED RESISTOR 1.96 K OHMS .25W <br> NA <br> NOTE: A4R64, A4U7 are not separately replaceable | $\begin{aligned} & 2718 A \\ & 2718 A \\ & 2726 A \\ & 2726 A \end{aligned}$ |

## CHANGE 3

Change 3 documents serial number prefix 2809A.
This change does nol affect documenlation.

## CHANGE 4

## Change 4 documents updated Performance Tesls.

## INSTRUCTIONS

Replace - Replace the evisting manual page(s) with the pagets) provided in this change These pagets) supersede the evisting pagets) in the manual. provided that the senal number prefin of tour instrument is the same or higher than the one indicated on this page To keep your documentation applicable to all versions of instruments place the superseded page(s) in the MANL'AL BACKDATING section of sour manual

Replace the following pages
Tille Page
1/11
1-1 through $1-4$
+1 through 4-42

## HP 83592A <br> RF PLUG-IN (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in having serial number prefix 2645A.

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1

Manual Changes Supplement Print Date: 20 JUNE 1988
Change 1 documents serial number prefix 2718A.
Change 2 documents serial number prefix 2726A.
Change 3 documents serial prefix number 2809A.
Change 4 documents all-serial information.
tecopyright HEWLETT-PACKARD COMPANY 1987
1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403 U.S.A

## CERTIFICATION

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

## WARRANTY

This Hewlett-Packard instrument product is warranted against defects in material and workmanship for a period of one year from date of delivery. During the warranty period. Hewlett-Packard Company will, at its option, either repair or replace products which prove to be defective

For warranty service or repair, this product must be returned to a service facility designated by HP Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

HP warrants that its software and firmware designated by HP for use with an instrument will execute its programming instructions when properly installed on that instrument. HP does not warrant that the operation of the instrument, or software, or firmware will be uninterrupted or error free.

## LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or mantenance.

NO OTHER WARRANTY IS EXPRESSED ORIMPLIED HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## EXCLUSIVE REMEDIES

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.


#### Abstract

ASSISTANCE Product maintenance agreements and other customer assistance agreements are available for HewlettPackard products.


For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

## TABLE OF CONTENTS HP 83592A RF Plug-In

Section 1. GENERAL INFORMATION
Introduction ..... 1-1
Specifications ..... $1-1$
Safety Considerations ..... $1-6$
Safety Symbols ..... $1-6$
Instruments Covered by this Manual ..... $1-7$
Ordering Manual/Microfiche ..... $1-7$
Description ..... 1-8
Options ..... $1-8$
Equipment Required But Not Supplied ..... 1-8
Equipment Avallable ..... $1-9$
Recommended Test Equipment ..... 1-9
Section 2. INSTALLATION
Introduction ..... 2-1
Intial Inspection ..... 2-1
Preparation for Use ..... 2-1
Power Requirements ..... 2-1
Configuration Switch ..... 2-2
Interconnections ..... $2-2$
Mating Connectors ..... $2 \cdot 2$
Operating Environment ..... 2.3
Installation Instructions ..... 2-3
Storage and Shipment ..... $2 \cdot 3$
Environment ..... 2.3
Packaging ..... $2-4$
Returning Instrument for Service ..... 2-4
Section 3. OPERATION
introduction ..... 3-1
Operating Characteristics ..... 3-2
Bandswitching ..... $3-2$
Frequency Resolution ..... 3.3
Input Resolution ..... 3-3
Display Resolution ..... 3-4
Front Panel Features ..... 3-5
Rear Panel Features ..... 3.7
Operating Instructions ..... 3.8
RF Plug-In Configuration Switch ..... 3.8
Frequency Reference Selection Switch ..... 3-10
Operator's Checks ..... 3-10
Millimeter-Wave Application ..... 3-11
Front Panel Frequency Calibration ..... 3-12
RF Output Power Peaking ..... 3-13
Internal Leveling ..... 3-14
External Crystal Detector Leveling ..... 3-14
External Power Meter Leveling ..... 3-16
External FM ..... 3-17
External AM ..... 3-17
Pulse Modulation ..... 3-17
Amplitude Modulation ..... 3-17
RF Power Control ..... 3-18
Power Level ..... 3-18
Power Sweep ..... 3-18
Slope ..... 3-18
Option 002 - Attenuator ..... 3-19
Alternate Sweep Mode ..... 3-19
HP-IB ..... 3-19
Firmware Revision Number ..... 3-20
Phase-Lock Operation ..... 3-20
Operator's Maintenance ..... 3-22
Plug-In Error Codes ..... 3-22
Fuses ..... 3-22
Blue Service Tags ..... 3-22
Section 4. PERFORMANCE TESTS
Introduction ..... 4-1
Equipment Required ..... 4-1
Operation Verification ..... 4-1
Test Records ..... 4-1
Related Adjustments ..... 4-2
Test Sequence ..... 4-2
Calibration Cycle ..... 4-2
4-1. Frequency Range and Accuracy Test ..... 4-3
4-2. Output Amplitude Test ..... 4-7
4-3 Frequency Stability Test ..... 4-11
4-4. Residual FM Test ..... 4-13
4-5 Spurious Signal Test ..... 4-16
4-6 External Frequency Modulation Test ..... 4-18
4-7. Square-Wave On/Off Ratioand Symmetry Test4-22
4-8 Step Attenuator Accuracy (Option 002) Test ..... 4-24
Section 5. ADJUSTMENTS
Introduction ..... 5-1
Safety Considerations ..... 5-1
Equipment Required ..... 5-1
Related Adjustments ..... 5-2
Adjustment Procedure ..... 5-2
5-1 -10 Volt Reference on A8 YO Driver ..... 5-6
5-2 Sweep Control Adjustments ..... 5-7
5-3 YO and SYTM DAC Calibration ..... 5-12
5-4 Preliminary Frequency Accuracy ..... 5-16
5-5 YO Retrace Compensation ..... 5-19
5-6. YO Delay Compensation ..... 5-22
5-7. Slow Sweep STYM and YO Tracking ..... 5-25
5-8. SRD Bias ..... 5-30
5-9 STYM Delay Compensation ..... 5-36
5-10 Band Overlap ..... 5-39
5-11 Frequency Reference $1 \mathrm{~V} / \mathrm{GHz}$ Output ..... 5-42
5-12 Band 0 Detector Zeroing and
Sample \& Hold Compensate ..... 5-45
5-13 ALC Power Calibration ..... 5-47
5-14. ALC Gain Check ..... 5-50
5-15 Internal Leveled Flatness ..... 5-53
5-17. Power Sweep ..... 5-63
5-18 FM Driver ..... 5-66
Section 6. REPLACEABLE PARTS
Introduction ..... 6-1
Two-Year Warranty and Restored Exchange Parts ..... 6-1
Abbreviations ..... 6-1
Replaceable Parts List ..... 6-1
illustrations ..... 6-2
Ordering Information ..... 6-2
Spare Parts Kit ..... 6-2
Section 7. MANUAL BACKDATING
Introduction ..... 7-1
Section 8. SERVICE
Introduction ..... 8-1
Service Information ..... 8-1
Schematic Diagram Notes ..... 8-1
Mnemonics ..... 8-2
Service Alds ..... 8-2
Troubleshooting ..... 8-7
Self-Test ..... 8-7
Operator-Initiated Tests ..... 8-8
Hexadecimal ..... 8-11
Recommended Test Equipment ..... 8-12
Reparr ..... 8-12
Module Exchange Program ..... 8-12
Replacing YO A13, SYTM A12
YO Driver A8, or STYM Driver A7 ..... 8-12
Rear Panel Connector Replacement ..... 8-12
After-Service Product Salety Checks ..... 8-12
HP 83592A Overall Troubleshooting ..... 8-15
Introduction ..... 8-15
Determining the Problem ..... 8-15
Error Codes ..... 8-16
Digrtal Control/Front Panel ..... 8-17
Frequency Control ..... 8-17
Power Control ..... 8-18
RF Section ..... 8-19
HP 83592A RF Plug-in Overall
Block Diagram Description ..... 8-21
Introduction ..... 8-21
Functional Block Diagram Description ..... 8-21
Detailed Block Diagram Description ..... 8-23
Digital Control/Front Panel ..... 8-23
Frequency Control ..... 8-25
ALC/Power Control ..... 8-28
RF Section ..... 8-29
Troubleshooting the A1 Front Panel and
A2 Front Panel Interiace Assemblies ..... 8-35
Introduction ..... 8-35
Error Codes ..... 8-35
Digital Display ..... 8-35
Annunciators ..... 8-37
Keyboard ..... 8-38
Rotary Pulse Generator (RPG) ..... 8-40
Analog Circuitry ..... 8-41
RF Power Control Latch ..... 8-42
Miscellaneous ..... 8-43
A1 Front Panel and A2 Front Panel Interface, Circuit Description ..... 8-45
General ..... 8-45
Keyboard ..... 8-45
Power Display ..... $8-45$
Unleveled Annunciator Driver ..... 8.46
LED Annunciator Latch ..... 8.46
RF Power Control Latch A2 Block C ..... 8.46
$1 \mathrm{~V} / 0.5 \mathrm{~V} / \mathrm{GHz}$ ..... 8.46
Troubleshooting the A3 Digital Interface Assembly ..... 8.57
Introduction ..... 8-57
General Troubleshooting ..... 8-57
RF Plug-In Self Test ..... 8-58
Error Code E001 ..... 8-59
Other Error Codes ..... $8-60$
No Error Code ..... 8-61
Address Decoder ..... 8.62
Plug-In Interface ..... 8-63
Interrupt Timer/PIA ..... 8-63
A3 Digital Interface, Circuit Description ..... 8-65
General ..... 8-65
Sweep Oscillator Interface, Block A ..... 8-65
Address Decoder, Block B ..... 8-65
ROM, Block C ..... 8-67
200 kHz Clock, Block D ..... 8-67
Interrupt Control/Configuration Switch, Block E ..... 8-67
RF Plug-In Interface, Block F ..... 8-67
Troubleshooting the A4 ALC Assembly ..... 8-77
introduction ..... 8.77
Troubleshooling Symptoms ..... 8-77
Troubleshooting Procedures ..... 8-82
A4 ALC (Automatic Leveling Control) Assembly, Circuit Description ..... 8-93
Introduction ..... 8-93
General ..... 8-93
Address Decoder and Control Latches, Block A ..... 8-93
Detector Inputs and Selection Switches, Block B ..... 8-93
Sample and Hold Driver, Block $k$ ..... 8-94
input Sample and Hold, Block E ..... $8-94$
Power Meter Log Amplifier, Block F ..... 8-94
Log Amplifier, Block G ..... $8-95$
Power Level Reference, Block C
Power Level Summing, Block H ..... 8-95
Error, Sample and Hold, Block I ..... 8-96
Log Amplifier Selector, Block J ..... 8-96
Main ALC Amplifier, Block L
Unlevel Signal Block M ..... 8-96
Pin Mod O Driver, Block O
Pin Mod 1 Driver, Block N ..... 8-97
Troubleshooting the A5 FM Driver Assembly ..... 8-107
Introduction ..... 8-107
YO/SYTM Main Coil FM Driver and
YO FM Coil Driver Troubleshooting ..... 8-107
FM Configuration Control Circuits Troubleshooting ..... 8-111
Power Sweep/ALC Adjustments Troubleshooting ..... 8-113
A5 FM Driver, Circuit Description ..... 8-115
General ..... 8-115
YO and SYTM Main Coil FM Drivers. Blocks C, D, and H ..... 8-115
YO FM Coil Driver, Blocks E, F, and ! ..... 8-116
Address Decoder, Block A ..... 8-117
Control Latches, Block C ..... 8-117
ALC Flatness Adjustments, Block I ..... 8-118
Power Sweep, Block H ..... 8-118

## Section 1. General Information

## INTRODUCTION

This manual contains the information required to install, operate, test, adjust, and service the HewlettPackard 83592A RF plug-in, shown in Figure 1-1. This manual is divided into eight major sections:

SECTION 1, GENERAL INFORMATION. This section contains:

- A brief description of the instrument
- Safety considerations
- Specifications
- Supplemental characteristics
- Instrument identification
- Options available
- Accessories available
- Recommended test equipment

SECTION 2, INSTALLATION. This section contans:

- Initial inspection
- Preparation for use

SECTION 3, OPERATION. This section contains.

- RF plug-in configuration switch settings
- Frequency reference selection switch settings
- Storage
- Shipment
- Crystal and power meter leveling instructions
- Front and rear panel features
- Error codes
- Frequency resolution characteristics in CW and swept frequency modes

SECTION 4, PERFORMANCE TESTS. This section contains procedures to verify published HP 83592A specifications.

SECTION 5, ADJUSTMENTS. This section contains procedures to adjust and align the HP 83592A after repair, or if the instrument fails a performance test.

SECTION 6, REPLACEABLE PARTS. This section contains information required to order all replaceable parts and assemblies.

SECTION 7, MANUAL BACKDATING This section contains information on earlier shipment configurations.

SECTION 8, SERVICE. This section contains:

- Overall instrument block diagram
- Troubleshooting and repair procedures
- Information on each assembly within the instrument


## SPECIFICATIONS

Instrument specifications are listed in Table 1-1. These specifications are the performance standards or limits against which the instrument is tested. Table 1-2 lists supplemental performance characteristics, which are not specifications, but are intended to provide additional information useful to your application by giving typical (but not warranted) performance parameters.

Table 1-1. Specifications for HP 83592A Installed in HP 8350 (1 of 2)

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{FREQUENCY \({ }^{1}\)} \\
\hline \multirow{2}{*}{Specification} \& \multicolumn{6}{|c|}{Frequency Bands (GHz)} \\
\hline \& 0.01 to 2.4 \& 2.4 to 7.0 \& \& \& 13.5 \& 0.01 to 20.0 \\
\hline \begin{tabular}{l}
Accuracy \(\left(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) \\
CW Mode \\
All Sweep Modes (Sweep time \(>100 \mathrm{~ms}\) ) \\
Frequency Markers (Sweep time \(\geq 100 \mathrm{~ms}\) )
\end{tabular} \& \[
\begin{gathered}
\pm 5 \mathrm{MHz}^{2} \\
\pm 15 \mathrm{MHz}^{2} \\
\pm 15 \mathrm{MHz}^{2} \\
\pm .5 \% \text { of }
\end{gathered}
\]
sweep width \& \begin{tabular}{l}
\[
\begin{gathered}
\pm 5 \mathrm{MHz} \\
\pm 20 \mathrm{MHz} \\
\pm 20 \mathrm{MHz} \\
\pm .5 \% \text { of }
\end{gathered}
\] \\
sweep width
\end{tabular} \&  \& \& \[
\begin{gathered}
\pm 10 \\
\pm 30 \\
\pm 30 \\
\pm 5 \\
\text { swee }
\end{gathered}
\] \& \[
\begin{aligned}
\& \pm 50 \mathrm{MHz}^{2} \\
\& \pm 50 \mathrm{MHz}^{2} \\
\& \pm 5^{\circ} \mathrm{of}
\end{aligned}
\]
sweep width \\
\hline \multicolumn{7}{|c|}{POWER OUTPUT} \\
\hline \multirow{2}{*}{Specification} \& \multicolumn{6}{|c|}{Frequency Bands ( GHz )} \\
\hline \& 0.01 to 2.4 \& \multicolumn{2}{|l|}{2.4 to 7.0} \& \multicolumn{2}{|l|}{7.0 to 13.5} \& 13.5 to 20.0 \\
\hline \begin{tabular}{l}
Maximum Leveled Output Power \({ }^{3} 45\) ( \(25^{\circ} \mathrm{C}\) ) \\
With Option 002 \\
Power Level Accuracy \({ }^{6}\) \\
(internally leveled) \\
With Option \(002^{7}\) \\
(at 0 dB attenuator step) \\
Power Sweep Frequency Bands (GHz) \({ }^{8}\) \\
Calibrated Range \({ }^{9}\) \\
With Option 002
\end{tabular} \& \[
\begin{aligned}
\& +10 \mathrm{dBm} \\
\& +10 \mathrm{dBm} \\
\& < \pm 1.5 \mathrm{~dB} \\
\& < \pm 1.7 \mathrm{~dB} \\
\& >15 \mathrm{~dB} \\
\& >14 \mathrm{~dB}
\end{aligned}
\] \& +10 dB
+8.5 dB
\(< \pm 1.3\)
\(< \pm 1.5\)

$>15 \mathrm{~d}$
$>13 \mathrm{~d}$ \& \& +10
+8
$< \pm$
$< \pm$
$>1$
$>1$ \& dBm
dBm
.3 dB
.5 dB

dB
d

dB \& $$
\begin{aligned}
& +10 \mathrm{dBm} \\
& +7 \mathrm{dBm} \\
& < \pm 1.4 \mathrm{~dB} \\
& < \pm 16 \mathrm{~dB} \\
& \\
& >15 \mathrm{~dB} \\
& >12 \mathrm{~dB}
\end{aligned}
$$ <br>

\hline \multicolumn{7}{|c|}{POWER VARIATION (at specified Maximum Leveled Power or below)} <br>
\hline \multirow{2}{*}{Specification} \& \multicolumn{6}{|c|}{Frequency Bands (GHz)} <br>
\hline \& 0.01 to 2.4 \& \multicolumn{2}{|l|}{2.4 to 7.0} \& \multicolumn{2}{|l|}{7.0 to 13.5} \& 13.5 to 20.0 <br>
\hline Internally Leveled \& $\pm 0.9 \mathrm{~dB}$ \& \multicolumn{2}{|l|}{$\pm 0.7 \mathrm{~dB}$} \& \multicolumn{2}{|l|}{$\pm 0.7 \mathrm{~dB}$} \& $\pm 08 \mathrm{~dB}$ <br>
\hline \multicolumn{7}{|c|}{FREQUENCY STABILITY} <br>

\hline | With 10 dB Power Level Change |
| :--- |
| Residual FM, Peak ( 20 Hz to 15 kHz bandwidth) (CW Mode with CW Filter) |
| Spurious Signals at specified maximum leveled power |
| Harmonics (in dB below carrier) |
| Non-Harmonics | \& \[

$$
\begin{gathered}
\pm 200 \mathrm{kHz} \\
<5 \mathrm{kHz}
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& \pm 200 \mathrm{k} \\
& <5 \mathrm{kH} \\
& >25 \mathrm{~d} \\
& >50 \mathrm{~d}
\end{aligned}
$$

\] \& \& | $\pm 4$ $<7$ |
| :--- |
| $>$ $>5$ | \& | kHz |
| :--- |
| dB |
| dB | \& \[

$$
\begin{gathered}
\pm 600 \mathrm{kHz} \\
<9 \mathrm{kHz}
\end{gathered}
$$
\]

$$
\begin{aligned}
& >25 \mathrm{~dB} \\
& >50 \mathrm{~dB}
\end{aligned}
$$ <br>

\hline
\end{tabular}

Table 1-1. Specifications for HP 83592A Installed in HP 8350 (2 of 2)

## MODULATION ${ }^{1}$

## External FM

| Maximum Deviations for Modulation Frequencies |  |  |
| :--- | :---: | :---: |
| Modulation Frequencies | Cross-Over Coupled | Direct Coupled |
| DC to 100 Hz | $\pm 75 \mathrm{MHz}$ | $\pm 12 \mathrm{MHz}$ |
| 100 Hz to 1 MHz | $\pm 7 \mathrm{MHz}$ | $\pm 7 \mathrm{MHz}$ |
| 1 MHz to 2 MHz | $\pm 5 \mathrm{MHz}$ | $\pm 5 \mathrm{MHz}$ |
| 2 MHz to 10 MHz | $\pm 1 \mathrm{MHz}$ | $\pm 1 \mathrm{MHz}$ |

## External AM

Maxımum Input: 15V

## Square Wave

Selectable (by internal jumper in HP 8350) to 1 kHz or 27.8 kHz square wave modulation. The 27.8 kHz modulation allows operation with an HP 8756/57A Scalar Network Analyzer.

On/Off Ratio: $\geq 30 \mathrm{~dB}$ below specified maximum leveled power
Symmetry 40/60
Minimum Settable Power: -5 dBm
With Option $002-75 \mathrm{dBm}$
Attenuator Accuracy ( $\pm \mathrm{dB}$ referenced from the 0 dB setting)

| Frequency Range <br> GHz | Attenuator Setting (dB) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{1 0}$ | $\mathbf{2 0}$ | $\mathbf{3 0}$ | $\mathbf{4 0}$ | $\mathbf{5 0}$ | 60 | 70 |
| 0.01 to 12.4 | 0.6 | 0.7 | 0.9 | 1.8 | 20 | 2.2 | 23 |
| 124 to 18.0 | 0.7 | 0.9 | 1.2 | 2.0 | 2.3 | 2.5 | 28 |
| 18.0 to 20.0 | 0.9 | 1.5 | 2.5 | 3.0 | 3.2 | 3.3 | 35 |

## GENERAL SPECIFICATIONS ${ }^{1}$

Minimum Sweep Time (over full band): 25 ms
Minimum Sweep Time (over single band) 10 ms
Band Switch Points: internal band switch points at approximately $2.4 \mathrm{GHz}, 7.0 \mathrm{GHz}$, and 13.5 GHz
RF Ouput Connector: type-N female

[^2]Table 1-2. Supplemental Characteristics for HP 83592A Installed in HP 8350 (1 of 2)
NOTE: Values in this table are not specifications, but are typical characteristics included for user information

| FREQUENCY CHARACTERISTICS ${ }^{1}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristic | Frequency Bands (GHz) |  |  |  |  |
|  | 0.01 to 2.4 | 2.4 to 7.0 | 7.0 to 13.5 | 13.5 to 20.0 | 0.01 to 20.0 |
| Accuracy $\left(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)$ <br> CW Mode <br> Manual Sweep <br> All Sweep Modes (sweep time 10 ms to 100 ms ) <br> Sweep Mode Linearity ${ }^{3}$ <br> Stability <br> With Temperature <br> With 3:1 Load SWR <br> With Time (in a 10 minute period after one hour warmup at the same frequency setting): |  |  |  |  |  |
|  | $\pm 2 \mathrm{MHz}^{2}$ | $\pm 2 \mathrm{MHz}$ | $\pm 3 \mathrm{MHz}$ | $\pm 4 \mathrm{MHz}$ | - |
|  | $\leq 15 \mathrm{MHz}$ | $\leq 30 \mathrm{MHz}$ | $\leq 30 \mathrm{MHz}$ | $\leq 30 \mathrm{MHz}$ | $\leq 100 \mathrm{MHz}$ |
|  | $\leq \pm 5 \mathrm{MHz}$ | $\leq \pm 6 \mathrm{MHz}$ | $\leq \pm 8 \mathrm{MHz}$ | $\leq \pm 10 \mathrm{MHz}$ | $\leq \pm 35 \mathrm{MHz}$ |
|  | $\leq \pm 2 \mathrm{MHz}$ | $\leq \pm 2 \mathrm{MHz}$ | $\leq \pm 4 \mathrm{MHz}$ | $\leq \pm 6 \mathrm{MHz}$ | $\leq \pm 10 \mathrm{MHz}$ |
|  |  |  |  |  |  |
|  | $\pm 200 \mathrm{kHz} /{ }^{\circ} \mathrm{C}$ | $\pm 200 \mathrm{kHz} /{ }^{\circ} \mathrm{C}$ | $\pm 400 \mathrm{kHz} /{ }^{\circ} \mathrm{C}$ | $\pm 600 \mathrm{kHz} /{ }^{\circ} \mathrm{C}$ | $\pm 600 \mathrm{kHz} /{ }^{\circ} \mathrm{C}$ |
|  | $\pm 100 \mathrm{kHz}$ | $\pm 100 \mathrm{kHz}$ | $\pm 200 \mathrm{kHz}$ | $\pm 300 \mathrm{kHz}$ |  |
|  | $< \pm 100 \mathrm{kHz}$ | $< \pm 100 \mathrm{kHz}$ | $< \pm 200 \mathrm{kHz}$ | $< \pm 300 \mathrm{kHz}$ | $< \pm 300 \mathrm{kHz}$ |

## OUTPUT CHARACTERISTICS ${ }^{\prime}$

## Power Output

Resolution (displayed) 0.1 dB
Resolution (power): $\pm 0.01 \mathrm{~dB}$
Stability with Temperature (at specified maximum leveled power) $\pm 01 \mathrm{~dB} /{ }^{\circ} \mathrm{C}$

POWER VARIATION (at specified maximum leveled power or below)

| Characteristic | Frequency Bands (GHz) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0.01 to 2.4 | 2.4 to 7.0 | 7.0 to 13.5 | 13.5 to 20.0 |
| Externally Leveled |  |  |  |  |
| Negative Crystal Detector ${ }^{4}$ (Sweep time >100 ms) | $\pm 0.2 \mathrm{~dB}$ | $\pm 0.2 \mathrm{~dB}$ | $\pm 0.2 \mathrm{~dB}$ | $\pm 0.2 \mathrm{~dB}$ |
| Power Meter 5 | $\pm 0.2 \mathrm{~dB}$ | $\pm 0.2 \mathrm{~dB}$ | $\pm 0.2 \mathrm{~dB}$ | $\pm 02 \mathrm{~dB}$ |
| Residual AM in $100 \mathbf{k H z}$ Bandwidth (in dB below carrier and at specified maximum leveled power) | $\geq 50 \mathrm{~dB}$ | $\geq 50 \mathrm{~dB}$ | $\geq 50 \mathrm{~dB}$ | $\geq 50 \mathrm{~dB}$ |
| Spurious Signals <br> (in dB below cartier and at specified maximum leveled power) |  |  |  |  |
| Harmonics and Subharmonics | $>35 \mathrm{~dB}$ | $>40 \mathrm{~dB}$ | $>35 \mathrm{~dB}$ | $>35 \mathrm{~dB}$ |
| Non Harmonics | $>40 \mathrm{~dB}$ | $>55 \mathrm{~dB}$ | $>55 \mathrm{~dB}$ | $>55 \mathrm{~dB}$ |
| Output SWR (internally leveled) | $<1.9$ | $<1.9$ | $<1.9$ | $<1.9$ |
| With Option 002 | $<21$ | <2.1 | $<2.1$ | <2.1 |

## Section 4. Performance Tests

## INTRODUCTION

Use the procedures in this section to test the electrical performance of the sweep oscillator/RF plug-in combination. Use the specifications listed in Table 1-1, in GENERAL INFORMATION, as the performance standards. You do not have to access the interior of the RF plug-in to perform these tests.
NOTE: Let the sweep oscillator/RF plug-in warm up for at least one hour before you begin a performance test.

NOTE: Frequency measurements require a spectrum analyzer, rather than a frequency counter Use the "peak search" function to read the frequency value. For information on reading frequency with a spectrum analyzer, refer to the analyzer operation manual.

## EQUIPMENT REQUIRED

The equipment required to test the RF plug-in is listed in Table 1-4, in GENERAL INFORMATION. Any equipment that satisfies the critical specifications listed in the table may be substituted for the recommended model.

## OPERATION VERIFICATION

To verify operation, perform the following tests:

- Frequency Range and Accuracy
- Output Amplitude

You can verify HP-IB functions using the program listed in Section IV of the HP8350 Operating and Service Manual.

These tests provide reasonable assurance that the sweep oscillator and plug-in are functioning properly, and should meet the needs of an incoming inspection ( $80 \%$ verification).

## TEST RECORD

Table 4-15 provides a tabulated index of the performance tests, their acceptable limits, and a column for recording actual measurements. Use this test record when you perform a calibration ( $100 \%$ verIfication).

## RELATED ADJUSTMENTS

Table 4-15 lists the performance tests and their related adjustments (in Section 5). If the plug-in fails a performance test, the associated adjustment(s) may correct the problem.

## TEST SEQUENCE

Perform the tests in the order they appear within each subsection.

## CALIBRATION GYCLE

Perform the tests in this section at least once every twelve months.

Table 4-1. Performance Tests and Related Adjustments

| Performance Tests | Related Adjustment |
| :---: | :---: |
| 4-1. Frequency Range and Accuracy CW Frequency Accuracy Swept Frequency Accuracy Marker Accuracy | 5-1, 5-3, 5-4 <br> 5-2 through 5-6, 5-10 <br> 5-1 through 5-6, 5-10 |
| 4-2. Output Amplitude Maximum Leveled Power Output Power Variations Power Level Accuracy Power Sweep | 5-12 through 5-16 <br> 5-12 through 5-16 <br> 5-17 |
| 4-3. Frequency Stability <br> 4-4. Residual FM |  |
| 4-5. Spurious Signals | 5-8 |
| 4-6 External Frequency Modulation | 5-18 |
| 4-7. Square-Wave On/Off Ratio and Symmetry | 5-17 |
| 4-8. Step Attenuator Accuracy (Option 002) |  |

## 4-1. Frequency Range and Accuracy Tests

## Description

A spectrum analyzer is used to check both the CW and swept frequency range and accuracy of the plug-in. In swept mode the analyzer is used as a frequency meter, with its video output displayed on an oscilloscope. The oscilloscope is swept by the sweep oscillator.


Figure 4-1. Frequency Range and Accuracy Tests Setup

## Equipment

Sweep Oscillator Mainframe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . HP 8350
Spectrum Analyzer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

## Procedure

## CW Frequency Accuracy

1. Connect the equipment as shown in Figure 4-1, and allow the equipment to warm up for one hour.
2. On the sweep oscillator press [CW] [5] [0] [MHz]
3. On the spectrum analyzer, press:
[INSTR PRESET]
[REFERENCE LEVEL] [1] [0] [dBm]
[CENTER FREQUENCY] [5] [0] [MHz]
[FREQUENCY SPAN'] [5] [0] [MHz]
4. If necessary, adjust the FREQ CAL pot on the plug-in front panel:

On the sweep oscillator, press [CW] [5] [0] [MHz].
The 50 MHz signal should be visible near mid-screen. If not, adjust the frequency calibration adjustment (FREQ CAL) until the signal is centered.
Verify that the signal increases in frequency as you increase the sweep oscillator's CW frequency

## 4-1. Frequency Range and Accuracy Tests (cont'd)

5. On the sweep oscillator press [CW] [1] [0] [MHz]
6. On the spectrum analyzer, press:
[CENTER FREQUENCY] [1] [0] [MHz]
[FREQUENCY SPAN] [5] [0] [MHz]
7. Using the sweep oscillator CW knob. adjust the displayed signal on the spectrum analyzer to 10 MHz . On the test record, record the frequency displayed on the sweep oscillator as the start frequency.
8. Repeat steps 5 through 7 at 20 GHz . Record the stop frequency on the test record.
9. On the sweep oscillator, press:
[CW] [the first frequency listed in Table 4-2] [GHz]
10. On the spectrum analyzer, press:
[CENTER FREQUENCY] [the CW frequency in step 9] [GHz] [FREQUENCY SPAN] [5] [0] [MHz]
[PEAKSEARCH]
At the appropriate location on the test record, enter the frequency of the signal displayed on the analyzer.
11. Repeat steps 10 and 11 for all values listed in Table 4-2.

NOTE: To avoid band crossover problems, follow the sequence given for the frequencies in each band.

Table 4-2. CW Frequencies

| Bands (Accuracy) |  |  |  |
| :---: | :---: | :---: | :---: |
| Band O ( $\pm 5 \mathrm{MHz}$ ) (GHz) | $\begin{gathered} \text { Band } 1( \pm 5 \mathrm{MHz}) \\ (\mathrm{GHz}) \end{gathered}$ | Band 2 ( $\pm 10 \mathrm{MHz}$ ) (GHz) | $\begin{gathered} \text { Band } 3( \pm 15 \mathrm{MHz}) \\ (\mathrm{GHz}) \end{gathered}$ |
| 1.0 | 4.0 | 100 | 17.0 |
| 2.2 | 2.5 | 7.1 | 14.0 |
|  | 68 | 133 | 20.0 |

## Swept Frequency Accuracy

12. On the sweep oscillator, press:
[INSTR PRESET] [TIME] [.] [1] [s].
13. On the oscilloscope.

| Set Sweep: | A vs B |
| :--- | :--- |
| Set B Channel: | 1V/div |
| Adjust the horizontal width and position for a full screen display. |  |
| Set A Channel: | $0.2 \mathrm{~V} / \mathrm{div}$, DC coupled |
| Center the display |  |

## 4-1. Frequency Range and Accuracy Tests (cont'd)

14. On the spectrum analyzer, press:
[CENTER FREQUENCY] [1] [0] [MHz]
[FREQUENCY SPAN] [0] [Hz]
[RES BW] [resolution bandwidth value in Table 4-3] [ $\mathrm{kHz} / \mathrm{MHz}$ from Table 4-3] [VIDEO BW] [3] [MHz]
15. Adjust the spectrum analyzer center frequency until a peaked signal is just visible on the far left side of the oscilloscope display:
a. Lower the analyzer center frequency until no signal is visible on the oscilloscope.
b. Slowly increase the analyzer center frequency until the signal on the oscilloscope just peaks.
c. Record the spectrum analyzer center frequency on the test record as start frequency.
16. On the spectrum analyzer, press [CW] [2] [0] [GHz].
17. Adjust the spectrum analyzer center frequency until a peaked signal is just visible on the far right side of the oscilloscope display:
a. Raise the analyzer center frequency until no signal is visible on the oscilloscope.
b. Slowly decrease the analyzer center frequency until the signal on the oscilloscope just peaks.
c. Record the displayed analyzer center frequency value on the test record as stop frequency.
18. Repeat steps 12 through 17 for each start and stop frequency listed in Table 4-3.

Table 4-3. Swept Frequency Accuracy Frequencies and Tolerances

| Band | Start/Stop <br> $(\mathbf{G H z})$ | Tolerance <br> $(\mathbf{M H z})$ | Spectrum Analyzer <br> Resolution Bandwidth |
| :---: | :---: | :---: | :---: |
| Full Band | $0.01 / 20.0$ | $\pm 50$ | $300 \mathrm{kHz} / 3 \mathrm{MHz}$ |
| 0 | $0.01 / 2.4$ | $\pm 15$ | $300 \mathrm{kHz} / 3 \mathrm{Mhz}$ |
| 1 | $2.4 / 7.0$ | $\pm 20$ | 3 MHz |
| 2 | $7.0 / 13.5$ | $\pm 25$ | 3 MHz |
| 3 | $13.5 / 20.0$ | $\pm 30$ | 3 MHz |

## Frequency Marker Accuracy

19. On the sweep oscillator, press:
[INSTR PRESET]
[TIME] [.] [1] [s]
[M1] [the first marker frequency in Table 4-4] [GHz]

## 4-1. Frequency Range and Accuracy Tests (cont'd)

Table 4-4. Frequency Marker Accuracy

| Band | Sweep Range <br> (GHz) | Marker Frequencies <br> (GHz) |  |  |  |  | Tolerance <br> (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full Band | 0.01 to 20 | 1 | 4 | 8 | 14 | 18 | $\pm 150$ |
| 0 | 0.01 to 2.4 | 1 | 2 |  |  |  | $\pm 26$ |
| 1 | 2.4 to 7.0 | 3.0 | 6.0 |  |  |  | $\pm 43$ |
| 2 | 7.0 to 13.5 | 8.0 | 12.0 |  |  |  | $\pm 58$ |
| 3 | 13.5 to 20.0 | 15.0 | 18.0 |  |  |  | $\pm 63$ |

20. On the oscilloscope, lower the intensity so the marker is clearly visible.
21. On the spectrum analyzer, press:
[INSTRUMENT PRESET]
[REFERENCE LEVEL] [1] [0] [dBm]
[CENTER FREQUENCY] [the first marker value in Table 4-4] [GHz] [FREQUENCY SPAN] [0] [Hz]

22 Adjust the analyzer center frequency until the signal peak is centered on the marker displayed on the oscilloscope:
a. Using the horizontal position knob, center the marker on a vertical graticule.
b. Increase the oscilloscope intensity until you can see the signal peak.
c Adjust the analyzer center frequency until the signal peak is centered on the same vertical graticule as the marker.

NOTE: When the signal peak is centered on the marker, the signal intensity increases.
23. Record the analyzer center frequency value on the test record.

NOTE: Each marker is $0.4 \%$ of the sweep width (with a 20 GHz sweep, for example, the marker is approximately 80 MHz wide). For the best accuracy, center the signal peak within the highlighted marker width.
24. Repeat steps 19 through 23 for the remaining values listed in Table 4-4

## 4-2. Output Amplitude Tests

## Description

First, an oscilloscope is used to check the swept power. Then a power meter is used to check power level accuracy, maximum leveled output power, and power variations.

## Equipment

Sweep Oscillator Mainframe. . . .
HP 8350
Dual Channel Oscilloscope ................................... HP 1741A
Crystal Detector ............................. . ................. HP 8473C
Power Meter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . HP 436A
Power Sensor (below 50 MHz ) . . . . . . . . . . . . . . . . . . . . . HP 8481A
Power Sensor (above 50 MHz ) . . . . . . . . . . . . . . . . . . . . . . HP 8485A
Swept Power Measurement


Figure 4-2. Swept Power Measurement Test Setup

## Procedure

1. Connect the equipment as shown in Figure 4-2.
2. On the oscilloscope, set

Sweep: A vs B
B channel: $\quad$ V/div
A channel: Adjusted as necessary
Display Blanking: ON
3. On the sweep oscillator, press:
[INSTR PRESET]
[STOP] [1] [8] [.] [0] [GHz]
4. On the plug-in, set the power level to +10 dBm ( 8 dBm on an option 002)
5. Adjust the oscilloscope for best overall visibility

## 4-2. Output Amplitude Tests (cont'd)

6. On the sweep oscillator:

Vary the sweep speed from 25 ms to 1 s .
Note any oscilations or power drop-outs (pay close attention to bandswitch points)
7. On the sweep oscillator, press [INSTR PRESET]
8. On the plug-in, set the power level to $+8 \mathrm{dBm}(7 \mathrm{dBm}$ on an option 002)
9. Adjust the oscilloscope for best overall visibility
10. On the sweep oscillator:

Vary the sweep speed from 25 ms to 1 s .
Note any oscillations or power drop-outs (pay close attention to bandswitch points).
11. An oscillation or power drop-out can cause the instrument to fail the power level tests. If you note an oscillation or drop-out in step 6 or 10, refer to Table 4-1 for related adjustments.


Figure 4-3. Power Level Accuracy, Maximum Leveled Output Power, and Power Variations Test Setup

## Maximum Leveled Power and Variation

12. Connect the equipment as shown in Figure 4-3, but do NOT connect the power sensor to the plugin.
13. On the sweep oscillator, press:
[INSTR PRESET] [TIME] [.] [2] [s].

## 4-2. Output Amplitude Tests (cont'd)

14. On the power meter/sensor:
a. Set the calibration factor to $100 \%$.
b. Press [dBm]
c Press [POWER REF] to turn the reference on.
d. Connect the power sensor to the POWER REF OUTPUT.
e. Using the CAL ADJ, adjust the power meter to read 00.0 .
I. Press [PWR REF] to turn the reference off.
g. Disconnect the power sensor from the power meter.
h. Press [SENSOR ZERO].
i. When the power meter display reads dBm, connect the sensor to the plug-in RF output

On the sweep oscillator/RF plug-in:
15. Set the start/stop frequencies and power level for the first values listed in Table 4-5.

Table 4-5. RF Plug-in Frequency Range, Maximum Leveled Power, and Power Sweep Range

| Frequency <br> Range <br> (GHz) | Maximum Leveled Power (dBm) |  | Power Sweep Range (dB/SWP) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Standard | (Option 002) | Standard | (Option 002) |
| 0.01 to 2.4 | +10 | +100 | 15 | 14 |
| 2.4 to 7.0 | +10 | +8.5 | 15 | 13 |
| 7.0 to 13.5 | +10 | +8.0 | 15 | 13 |
| 13.5 to 20 | +10 | +7.0 | 15 | 12 |
| 2.0 to 20 | +10 | +7.0 | 15 | 12 |

16. Slowly increase the plug-in output power untll the unleveled light comes on.

Slowly decrease the power level until the light just goes out.
Slowly increase the time sweep from 10 ms to 1 s . If the unleveled light comes on, decrease the power level until it just goes out.
17. Press SWEEP [MAN] and slowly tune the FREQUENCY/TIME control across the band. If the unleveled light comes on at any point, decrease the power level until the light just goes out.
18. When the unleveled light remains out as you tune across the band, note the minumum power level. Set the manual sweep to this low power point.
19. On the power meter, adjust the calibration factor for the frequency in step 18. Record the power meter reading on the test record.
20. On the sweep oscillator/RF plug-in, reset the output power to the maximum level indicated in Table 4-5 for the current range.
21. On the power meter, press [dB REF]

## 4-2. Output Amplitude Tests (cont'd)

22. On the sweep oscillator.

Press SWEEP [MAN] and slowly tune the FREQUENCY/TIME control through the entire range Note the maximum power variation, as measured by the power meter. This is the maximum peak-to-peak power variation.

Divide the peak-to-peak power variation by two, and record the peak power variation on the test record card for the current frequency band.
23. On the power meter, press [dBm].
24. Repeat steps 15 through 23 for each range listed in Table 4-5

## Power Level Accuracy

25. On the power meter, press [dBm]

On the sweep oscillator/RF plug-in:
26. Press [POWER LEVEL] [STEP SIZE] [5] [dB].
27. Set the start/stop frequencies and power level for the first values listed in Table 4-5.
28. Press SWEEP [MAN] and tune the FREQUENCY/TIME control across the frequency range Note the frequency at which the power deviates the greatest from the power level value set in step 27.

Record the deviation on the test record for the appropriate frequency range.
29. Tune the FREQUENCY/TIME control to the frequency noted in step 28 (typically the point of greatest deviation for all power levels in this frequency range).
30. Press [POWER LEVEL] [ - ] This steps the power level down 5 dB .
31. Repeat steps 28 through 30 for the remaining power levels on the test record
32. Repeat steps 27 through 31 for the remaining frequency ranges listed in Table 4-5.

## Power Sweep Range

33. On the sweep oscillator/RF plug-in, press:
[CF] [2] [.] [2] [GHz]
[VI] [1] [0] [MHz]
[MAN] [O] [MHz] (this sets the frequency at the beginning of the Vf range)
[POWER SWEEP] [2] [5] [dB] (POWER SWEEP light on)
NOTE: The plug-in power level should still be -5 dBm .
34. On the power meter, press [dB REF].
35. On the sweep oscillator:

Press SWEEP [MAN] and slowly tune the FREQUENCY/TIME control across the sweep untll the unleveled light comes on (or the power meter indicates OVER RANGE)

Slowly tune the FREQUENCY/TIME control back until the unleveled light just goes out (or the power meter indicates a dB value again).
36. On the test record, record the value displayed on the power meter.

## 4-3. Frequency Stability Test

## Description

A spectrum analyzer is used to check the frequency change caused by a 10 dB output power level change.


Figure 4-4. Frequency Stability Test Setup

## Equipment

| Sweep Oscillator Mainframe | 8350 |
| :---: | :---: |
| Spectrum Analyzer | HP 8566B |

## Procedure

1. Connect the equipment as shown in Figure 4-4. Turn the equipment on. On the sweep oscillator, press [INSTR PRESET], and allow one hour warm up
2. On the sweep oscillator:

Set the CW frequency to the first value in Table 4-6.
To minimıze drift, wait several minutes (settling time) before continuing

Table 4-6. CW Frequency Change with 10 dB Power Level Change

| Band | CW Frequency <br> (GHz) | Frequency Change <br> (kHz) |
| :---: | :---: | :---: |
| 0 | 2.2 | $\pm 200$ |
| 1 | 6.0 | $\pm 200$ |
| 2 | 120 | $\pm 400$ |
| 3 | 180 | $\pm 600$ |

## 4-3. Frequency Stability Test (cont'd)

3. On the spectrum analyzer, press:
[INSTR PRESET]
[CENTER FREQUENCY] [the CW frequency from Table 4-6] [GHz]
[FREQUENCY SPAN] [1] [0] [0] [MHz]
[REFERENCE LEVEL] [1] [5] [+ dBm]
[PEAK SEARCH] [SIGNAL TRACK] (light on)
[FREQUENCY SPAN] [2] [MHz]
[SIGNAL TRACK] (light off)
MARKER [ $\Delta$ ]
4. On the sweep oscillator/RF plug-in, press [POWER LEVEL] [0] [dBm].
5. On the spectrum analyzer, press [PEAK SEARCH]. Record the absolute frequency change on the test record.
6. On the sweep oscillator/RF plug-in, reset the output power to +10 dBm .
7. Repeat steps 2 through 6 for the remaining values listed in Table 4-6

## 4-4. Residual FM Test

## Description

The residual FM is measured by slope-detecting the CW signal using a linear portion of a spectrum analyzer resolution bandwidth filter, in the zero-span mode.


Figure 4-5. Residual FM Test Setup

## Equipment

> Sweep Oscillator Mainframe
> HP 8350
> Spectrum Analyzer
> HP 8566B

## Procedure

1. Connect the equipment as shown in Figure 4-5. Allow one hour warm up tıme.
2. On the sweep oscillator/RF plug-in

Press [INSTR PRESET].
Set the CW frequency for the first value listed in Table 4-7.

Table 4-7. Residual FM CW Frequencies

| Band | CW Frequency (GHz) |
| :---: | :---: |
| 0 | 2.2 |
| 1 | 68 |
| 2 | 133 |
| 3 | 200 |

## 4-4. Residual FM Test (cont'd)

On the spectrum analyzer:
3. Press [INSTR PRESET]
[REFERENCE LEVEL] [1] [5] [ + dBm]
[PEAK SEARCH] [SIGNAL TRACK] (light on)
[FREQUENCY SPAN] [1] [MHz]
[MKR $\rightarrow$ REF LVL]
[RES BW] [1] [0] [0] [kHz]
[VIDEO BW] [1] [0] [ kHz ]
[SIGNAL TRACK] (light off)
[ENTER dB/DIV] [1] [dB]
[REFERENCE LEVEL]
4. Press $[\geqslant] 6$ tumes
5. Press [FREQUENCY SPAN] [0] [Hz]
[SWEEP TIME] [.] [1] [s] [CENTER FREQUENCY]
6. Use the RPG (rotary pulse generator) control to keep the signal centered (see Figure 4-6).


Figure 4-6. Residual FM Signal as Displayed on the Spectrum Analyzer
7. Note the maximum peak-to-peak deviation for several sweeps:

One division $=7 \mathrm{kHz}$ (see NOTE below).
Divide the peak-to-peak deviation by two. Record this peak value on the test record card.
8. Repeat steps 2 through 7 for the remaining frequencies listed in Table 4-7.

NOTE: You can check the remaining frequencies by simply changing both the sweep oscillator/RF plug-in CW frequency, and the spectrum analyzer center frequency, to the next test frequency. If the signal does not appear on the display, press [CENTER FREQUENCY] and slowly turn the analyzer RPG clock-wise/counter clock-wise until the signal is centered on the screen.

## 4-4. Residual FM Test (cont'd)

NOTE: The spectrum analyzer vertical sensitivity is nomınally $7 \mathrm{kHz} / \mathrm{div}$ (see Spectrum Analyzer Vertical Sensitivity). To determine the maximum allowable deviation (divisions on the analyzer display), double the FM specification (peak), and divide that number by 7.

Example: Specification $=5 \mathrm{kHz}$ (peak)
$5 \times 2=10$ (peak-to-peak)
$10 / 7=1.4$ divisions

## Spectrum Analyzer Vertical Sensitivity

You can determine the exact sensitivity of your spectrum analyzer, if necessary.
On the spectrum analyzer:

1. Connect CAL OUT to RF INPUT.
2. Press [INSTR PRESET]
[FREQUENCY SPAN] [7] [0] [kHz]
[CENTER FREQUENCY] [1] [0] [0] [.] [1] [MHz]
[RES BW] [1] [0] [0] [kHz]
[REFERENCE LEVEL] [1] [6] [-dBm]
[ENTER dB/DIV] [1] [dB]
3. Adjust the frequency span and center frequency for a diagonal trace from the top left corner to the lower right corner of the CRT (see Figure 4-7).
4. Note the frequency span. Divide this number by 10 . This is the FM sensitivity, which should be approximately $7 \mathrm{kHz} / \mathrm{div}$.


Figure 4-7. Determining Spectrum Analyzer FM Sensitivity

## 4-5. Spurious Signals Test

## Description

The RF plug-in output signal is displayed on a spectrum analyzer to verify that harmonic and nonharmonic spurious signals are at or below the specified level.


Figure 4-8. Spurious Signal Test Setup

## Equipment

$$
\begin{aligned}
& \text { Sweep Oscillator Mainframe ........... . ........................ HP } 8350 \\
& \text { Spectrum Analyzer ................................... HP 8566B }
\end{aligned}
$$

## Procedure

1. Connect the equipment as shown in Figure 4-8. Allow one hour warm up.

NOTES: In band 2 the fundamental oscillator frequency is multiplied by two; in band 3 it is multiplied by 3. Because of this, spurious signals that appear at one-half the indicated output frequency in band 2, and one-third or two-thirds the output frequency in band 3, are considered harmonic related signals.

The spectrum analyzer originates some mixing products that may appear on the display.

## Spur or Harmonic Amplitude Procedure

1. On the sweep oscillator, press:
[INSTR PRESET]
[CW] [Spur frequency from Table 4-8] [GHz]

Table 4-8. Spur and Fundamental Frequencies

| Spur Frequency <br> (GHz) |  | Fundamental Frequency <br> (GHz) |  |
| :---: | :---: | :---: | :---: |
| 4.0 | 6.0 | 80 | 2 |
| 5.0 | 20 |  | 10 |
| 5.0 | 10.0 |  | 15 |
| 6.0 | 12.0 |  | 18 |

## 4-5. Spurious Signals Test (cont'd)

2. On the spectrum analyzer, press
[INSTR PRESET]
[REFERENCE LEVEL] [1] [0] [ +dBm ]
[CENTER FREQUENCY] [Spur frequency from step 1] [GHz]
[PEAK SEARCH] [SIGNAL TRACK] (light on)
[FREQUENCY SPAN] [5] [0] [MHz]
[SIGNAL TRACK] (light off)
[PRESEL PEAK]
MARKER [ $\Delta$ ]
3. On the sweep oscillator, press:
[CW] [fundamental frequency from Table 4-8] [GHz]
4. On the spectrum analyzer, press
[PEAK SEARCH]
[MKR $\rightarrow$ CF]
[PRESEL PEAK]
5 Note the amplitude dB reading displayed on the spectrum analyzer as MARKER $V$ Record this on the test record as the harmonic related value for the fundamental frequency in step 3.
5. Repeat steps 1 through 5 for the remaining spur values in Table 4-8.

NOTE: Use this procedure to determine the relative amplitude of any suspected spur or harmonic Use the frequency of the spur as it appears on the spectrum analyzer; use the frequency of the fundamental as indicated on the sweep oscillator.

## 4-6. External Frequency Modulation Test

## Description

As the RF output is modulated with an external sine wave (at $100 \mathrm{~Hz}, 1,2$, and 10 MHz ), the FM deviation is measured on a spectrum analyzer. With 100 Hz , the FM deviation is measured by noting the frequency shift of the displayed signal. At the higher modulation frequencies, the deviation is measured using Bessel functions.


Figure 4-9. External Frequency Modulation Test Setup

## Equipment

$$
\begin{aligned}
& \text { Sweep Oscillator Mainframe ................................... HP } 8350 \\
& \text { Spectrum Analyzer .............................................. . . HP 8566B } \\
& \text { Function Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . HP 3325A } \\
& 50 \Omega \text { Feedthrough .............................................. . . HP 10100C }
\end{aligned}
$$

## Procedure

1. Ensure that the RF plug-in configuration switch (A3S1) is set to $-20 \mathrm{MHz} / \mathrm{V}$, Direct Coupled FM (see Section 5 for detalls).
2. Connect the equipment as shown in Figure $4-9$, but do NOT connect the function generator to the FM input yet. Turn all instruments on and allow 1 hour warm up.

## 4-6. External Frequency Modulation Test (cont'd)

## 100 Hz Modulation

3. On the sweep oscillator, press:
[INSTR PRESET]
[CW] [CW value from Table 4-9] [GHz]
Table 4-9. CW Frequencies for 100 Hz FM Modulation

CW Frequency
(GHz)

5
10
15
4. On the spectrum analyzer, press:
[INSTR PRESET]
[REFERENCE LEVEL] [1] [0] [dBm]
[PEAK SEARCH]
[SIGNAL TRACK] (light on)
[FREQUENCY SPAN] [5] [0] [MHz]
[SIGNAL TRACK] (light off)
[MAX HOLD]
Note that the spectrum analyzer is now set to $5 \mathrm{MHz} / \mathrm{div}$.
5. On the function generator:

Connect the sine wave output as shown in Figure 4-9.
Press: [FREQ] [1] [0] [0][Hz]
[AMPTD] [5] [0] [0] [mV] (this is peak-to-peak)
Slowly increase the modulation amplitude until the deviation (displayed on the spectrum analyzer) either stops increasing, or becomes non-symmetrical about the center.
6. On the spectrum analyzer, press [PEAK SEARCH] [VF]
7. Using the analyzer RPG, move the cursor to the other side of the displayed deviation. Record the maximum deviation (from the CRT) on the test record.
8. Disconnect the function generator from the FM input.
9. Change the plug-in configuration switch (A3S1) to Cross-Over Coupled Repeat steps 3 through 5 for all three CW frequencies in Table 4-9.

Record the maximum deviation for each frequency on the test record.

## 1, 2, and 10 MHz Modulation

10. On the sweep oscillator, press:
[CW] [CW frequency from Table 4-10] [GHz]

## 4-6. External Frequency Modulation Test (cont'd)

11. On the function generator, press:
[FREQ] [function generator frequency from Table 4-10] [MHz] [AMPTD] [1] [0] [mV]

Table 4-10. CW and Function Generator Frequencies for

1. 2, and 10 MHz Frequency Modulation

| CW Frequency <br> (GHz | Function Generator Frequency |  |  |
| :---: | :---: | :---: | :---: |
| (MHz) |  |  |  |$|$| 5 | 1 |
| :---: | :---: |
| 2 | 10 |
| 10 | 1 |
|  |  |
| 15 | 1 |

12. On the spectrum analyzer, press:
[INSTR PRESET]
[REFERENCE LEVEL] [1] [0] [dBm]
[PEAK SEARCH]
[SIGNAL TRACK] (light on)
[FREQUENCY SPAN] [value from Table 4-11] [MHz]
[RES BW] (light on, BW appropriate for frequency span)
[SIGNAL TRACK] (light off)

Table 4-11. Spectrum Analyzer Frequency Span and Resolution Banduidth

| Modulation <br> Frequency <br> $\mathbf{( M H z )}$ | $\|c\|$ | Frequency Span <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: |
|  | 4.5 | Resolution Bandwidth <br> $(\mathbf{k H z )}$ |
| 2 | 4.5 | 30 |
| 10 | 10.0 | 30 |

13. On the function generator, connect the output as shown in Figure 4-9.
14. For a modulation frequency of 1 MHz , go to step 15 .

For a modulation frequency of 2 MHz , go to step 16 .
For a modulation frequency of 10 MHz , go to step 17 .
15. (1 MHz) Increase the function generator output amplitude until the first sideband (on ether side of the fundamental signal) nulls. Continue increasing the output until the first sideband nulls a second time (typically $700 \mathrm{mV} p-\mathrm{p}$ input signal)

## 4-6. External Frequency Modulation Test (cont'd)

NOTE: The fundamental signal nulls twice before the first sideband reaches the second null.
For a $\pm 7 \mathrm{MHz}$ deviation, the first sideband must null twice with a negigible ( $<200 \mathrm{kHz}$ ) frequency shift of the fundamental signal.

For a CW frequency of 5 GHz , repeat steps 11 through 14 for the modulation frequencies of 2 and 10 MHz .

Repeat steps 10 through 14 for the CW frequency of 15 GHz .
 ically 500 mV p-p input signal)

For a $\pm 5 \mathrm{MHz}$ deviation, the fundamental signal must null with a negligible ( $<200 \mathrm{kHz}$ ) frequency shift.

Repeat steps 11 through 14 for the modulation frequency of 10 MHz
17. ( $10 \mathbf{M H z}$ ) Increase the function generator output amplitude until the first sideband is less than 26 dB below the unmodulated fundamental signal (typically 100 mVp -p input signal). If the two visible sidebands are unequal, use the one with the lower amplitude.

For a $\pm 1 \mathrm{MHz}$ deviation, the sideband must be less than 26 dBc with a negligible ( $<200 \mathrm{kHz}$ ) frequency shift of the fundamental signal.

Repeat steps 10 through 14 for the CW frequencies of 10 and 15 GHz .

## 4-7. Square-Wave On/Off Ratio and Symmetry Test

## Description

The on/off ratio is checked on the amplitude axis of a video triggered spectrum analyzer display The symmetry is checked by calculating the on/off ratio on the frequency axis.


Figure 4-10. Square-Wave On/Off Ratio and Symmetry Test Setup

## Equipment



```
Spectrum Analyzer . . . . .... . . . . . . . .. ...... . . . . . HP 8566B
```


## Procedure

1. Connect the equipment as shown in Figure 4-10. Turn all instruments on and allow 1 hour warm up.
2. On the sweep oscillator/RF plug-in, press:
[INSTR PRESET]
[CW] [5] [GHz]
3. On the spectrum analyzer, press:
[INSTR PRESET]
[REFERENCE LEVEL] [1] [0] [ +dBm ]
[PEAK SEARCH] [SIGNAL TRACK] (light on)
[RES BW] (light on, 3 MHz )
[FREQUENCY SPAN] [0] [GHz]
[SIGNAL TRACK] (light off)
[FREQUENCY SPAN] [O] [GHz]
[MKR $\rightarrow$ REF LVL]
4. On the sweep oscillator, turn the square wave modulation on
5. On the spectrum analyzer, press:

| TRIGGER: | [VIDEO] |
| :--- | :--- |
| For $1 \mathrm{kHz}:$ | [SWEEP TIME] [.] [5] [msec] |
| For $27.8 \mathrm{kHz}:$ | [SWEEP TIME] [5] [0][ $\mu \mathrm{sec}]$ |

## 4-7. Square-Wave On/Off Ratio and Symmetry Test (cont'd)

6. On the spectrum analyzer:

Adjust the video trigger LEVEL and intensity for a stable signal. Record the on/off ratio (peak to top of noise floor signal variation) on the test record

Measuring 4 dB below the peak of the ON cycle, record the ratio of the ON state to the OFF state, as the square wave symmetry on the test record.

## 4-8. Step Attenuator Accuracy Test (Option 002)

## Description

The RF plug-in output is displayed on a spectrum analyzer, and the internal attenuator is compared (by substitution) to a calibrated step attenuator.


Figure 4-11. Step Attenuator Accuracy Test Setup

## Equipment Required

$$
\begin{aligned}
& \text { Sweep Oscillator Mainframe . ..... ................... . . . ........ HP } 8350 \\
& \text { Spectrum Analyzer .......... . ................................ HP 8566B } \\
& \text { Calibrated Step Attenuator ..... ................................. HP 8495B } \\
& \text { Option } 890
\end{aligned}
$$

## Procedure

1. Connect the equipment as shown in Figure 4-11. Turn the instruments on and allow a 1 hour warm up.

2 In Table 4-12, record the actual attenuation values from the reference attenuator calibration report (option 890).

## 4-8. Step Attenuator Accuracy Test (Option 002) (cont'd)

Table 4-12. Calibrated Attenuator Actual Attenuation Values

| Attenuation | Frequency (GHz) |  |  |
| :---: | :---: | :---: | :---: |
| Step Setting (dB) | $\mathbf{5}$ | 15 | 18 |
| 70 (Reference) |  |  |  |
| 60 |  |  |  |
| 50 |  |  |  |
| 40 |  |  |  |
| 30 |  |  |  |
| 20 |  |  |  |
| 10 |  |  |  |

3. Use Tables 4-13a through 4-13c to calculate the reference attenuator error for each attenuator step

VRS = value at reference setting (the actual value at 70 dB )
VSS $=$ value at step setting (the actual value at this step setting)
RS = reference setting ( 70 dB )
SS = step setting (the ideal value at this step setting)
Attenuation Error $=($ VRS - VSS $)-(R S-S S)$
Example (at a step setting of 30 dB ):
From a calibration report:
$\mathrm{VRS}=69.55$
$V S S=30.80$
And:
RS $=70$
SS $=30$
Attenuation Error $=(69.55-30.80)-(70-30)=1.25 \mathrm{~dB}$

## 4-8. Step Attenuator Accuracy Test (Option 002) (cont'd)

Table 4-13a Calculating Reference Attenuator Error at 5 GHz

| Reference Attenuator Step Setting (dB) | VRS <br> (dB) | $\begin{aligned} & \text { VSS } \\ & \text { (dB) } \end{aligned}$ |  |  | $\begin{aligned} & \text { RS-SS } \\ & \text { (dB) } \end{aligned}$ | $\begin{aligned} & \text { Error } \\ & \text { (dB) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 70 | - |  | $=$ | - | 0 | $=$ |
| 60 | - |  | $=$ | - | 10 | = |
| 50 | - |  | $=$ | - | 20 | $=$ |
| 40 | - |  | $=$ | - | 30 | $=$ |
| 30 | - |  | $=$ | - | 40 | $=$ |
| 20 | - |  | $=$ | - | 50 | $=$ |
| 10 | - |  | $=$ | - | 60 | $=$ |
| 0 | - |  | $=$ | - | 70 | $=$ |

Table 4-13b. Calculating Reference Attenuator Error at 15 GHz

| Reference Attenuator <br> Step Setting <br> (dB) | VRS <br> (dB) | VSS <br> (dB) |  | RS-SS <br> (dB) | Error <br> (dB) |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 70 | - |  | $=$ | - | 0 |
| 60 | - |  | $=$ | - | 10 |
| 50 | - |  | $=$ | - | 20 |
| 40 | - |  | $=$ | - | 30 |
|  | $=$ |  |  |  |  |
| 30 | - |  | $=$ | - | 40 |
| 20 | - |  | $=$ | $=$ |  |
| 10 | - |  | $=$ | - | 60 |

## 4-8. Step Attenuator Accuracy Test (Option 002) (cont'd)

Table 4-13c. Calculating Reference Attenuator Error at 18 GHz

| Reference Attenuator <br> Step Setting <br> (dB) | VRS <br> (dB) | VSS <br> (dB) | - |  | RS-SS <br> (dB) |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 70 | - |  | $=$ | Error <br> (dB) |  |
| 60 | - |  | $=$ | 0 | $=$ |
| 50 | - |  | $=$ | 10 | $=$ |
| 40 | - |  | $=$ | 20 | $=$ |
| 30 | - |  | $=$ | - | 30 |
| 20 | - |  | $=$ | - | 50 |
| 10 | - |  | $=$ | - | 60 |
| 0 |  | - | - | $=$ |  |

4. On the sweep oscillator/RF plug-in, press:
[INSTR PRESET]
[CW] [Frequency setting from Table 4-14] [GHz]
[SHIFT] [SLOPE] (lets you independently control the internal attenuator)
5. Set the reference (calibrated) attenuator to 70 dB
6. On the spectrum analyzer, press:
[INSTRUMENT PRESET]
[CENTER FREQUENCY] [Frequency setting from Table 4-14] [GHz]
[FREQUENCY SPAN] [5] [0] [MHz]
[RES BW] [1] [0] [0] [kHz]
[PEAK SEARCH] [SIGNAL TRACK] (light on)
[FREQUENCY SPAN] [1] [MHz]
[SIGNAL TRACK] (light off)
[MKR $\rightarrow$ REF LVL]
[VIDEO BW] [1] [0] [0] [Hz]
[ENTER dB/DIV] [2] [+dBm]
Adjust the reference level for a centered display.

Table 4-14. Step Attenuator Accuracy Test
Frequency Settings
Frequency (GHz)

## 4-8. Step Attenuator Accuracy Test (Option 002) (cont'd)

7. On the spectrum analyzer, press:
[PEAK SEARCH] [MKR $\rightarrow$ CF] [ $\lrcorner$ ]
8. On the sweep oscillator/RF plug-in, press [ - ] to increase the plug-in attenuator by 10 dB
9. Decrease the reference attenuator by 10 dB
10. On the spectrum analyzer

After the analyzer sweeps five times, note the power level variation from the 0 reference.
11. On the test record, add the attenuation error (Table 4-13) and the value from step 10. Record the sum.
12. Repeat steps 8 through 11 for the remaining attenuation steps at this frequency
13. Repeat steps 4 through 11 for the remaining frequencies in Table 4-14

Table 4-15. Performance Test Record (1 of 7)


Table 4-15. Performance Test Record (2 of 7)

| specifications tested Limits | Step | TEST Conditions | LOWER LIMIT | MEASURED VALUE | UPPER <br> LIMIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4-1. FREQUENCY RANGE AND ACCURACY TEST (cont'd.) |  |  |  |  |  |
| Frequency Marker Accuracy |  |  |  |  |  |
| Full Band | 23. | M1 at 1 GHz | . 85 GHz |  | 115 GHz |
|  |  | M1 at 4 GHz | 3.85 GHz | - | 415 GHz |
|  |  | M 1 at 8 GHz | 7.85 GHz |  | 815 GHz |
|  |  | $\mathrm{M1}$ at 14 GHz | 1385 GHz | $\square$ | 1415 GHz |
|  |  | Mt at 18 GHz | 1785 GHz | - | 18.15 GHz |
| Band 0 |  | M1 at 1 GHz | 974 GHz | - | 1026 GHz |
|  |  | M 1 at 2 GHz | 1.974 GHz |  | 2.026 GHz |
| Band 1 |  | M1 at 3 GHz | 2957 GHz | - | 3.043 GHz |
|  |  | M1 at 6 GHz | 5.957 GHz |  | 6.043 GHz |
| Band 2 |  | M1 at 8 GHz | 7.942 GHz |  | 8.058 GHz |
|  |  | M 1 at 12 GHz | 11.942 GHz |  | 12058 GHz |
| Band 3 |  | M1 at 15 GHz | 14.937 GHz |  | 15063 GHz |
|  |  | $\mathrm{M1}$ at 18 GHz | 17.937 GHz |  | 18063 GHz |
| 4-2. OUTPUT AMPLITUDE TEST Standard or Option 004 |  |  |  |  |  |
| Maximum Leveled Power | 19. |  |  |  |  |
| 0.01 to 2.4 GHz |  | $+10 \mathrm{dBm}$ | + 10 dBm | - |  |
| 2.4 to 70 GHz |  | +10 dBm | + 10 dBm | - |  |
| 7.0 to 13.5 GHz |  | + 10 dBm | +10 dBm | - |  |
| 13.5 to 20.0 GHz |  | $+10 \mathrm{dBm}$ | +10 dBm |  |  |
| 0.01 to 20.0 GHz |  | + 10 dBm | +10 dBm |  |  |
| Output Power Variation |  |  |  |  |  |
| 0.01 to 2.4 GHz | 22. | $+10 \mathrm{dBm}$ |  | - | $+18 \mathrm{~dB}$ |
| 2.4 to 70 GHz |  | + 10 dBm |  | - | $+14 \mathrm{~dB}$ |
| 7.0 to 13.5 GHz |  | $+10 \mathrm{dBm}$ |  |  | +14dB |
| 13.5 to 20.0 GHz |  | + 10 dBm |  | - | $+16 \mathrm{~dB}$ |
| 0.01 to 20.0 GHz |  | + 10 dBm |  | —— | $\pm 18 \mathrm{~dB}$ |

Table 4-15. Performance Test Record (3 of 7)

| SPECIFICATIONS TESTED Limits | Step | TEST Conditions | LOWER LIMIT | MEASURED VALUE | UPPER LIMIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4.2. OUTPUT AMPLITUDE TEST (cont'd.) |  |  |  |  |  |
| Power Level Accuracy |  |  |  |  |  |
| 0.01 to 24 GHz | 28 | $+10 \mathrm{dBm}$ | $-1.5 \mathrm{~dB}$ | $\underline{\square}$ | $+1.5 \mathrm{~dB}$ |
|  |  | +5 dBm | $-1.5 \mathrm{~dB}$ | - | +95 dBm |
|  |  | 0 dBm | $-1.5 \mathrm{~dB}$ | - | $+15 \mathrm{~dB}$ |
|  |  | $-5 \mathrm{dBm}$ | $-1.5 \mathrm{~dB}$ | - | $+15 \mathrm{~dB}$ |
| 2.4 to 7.0 GHz | 28 | + 10 dBm | $-1.3 \mathrm{~dB}$ | - | $+13 \mathrm{~dB}$ |
|  |  | $+5 \mathrm{dBm}$ | $-1.3 \mathrm{~dB}$ | - | +13dB |
|  |  | 0 dBm | $-1.3 \mathrm{~dB}$ | - | +13dB |
|  |  | $-5 \mathrm{dBm}$ | $-1.3 \mathrm{~dB}$ | - | $+13 \mathrm{~dB}$ |
| 7.0 to 135 GHz | 28. | +10 dBM | $-1.3 \mathrm{~dB}$ | - | $+13 \mathrm{~dB}$ |
|  |  | $+5 \mathrm{dBm}$ | $-1.3 \mathrm{~dB}$ | - | $+1.3 \mathrm{~dB}$ |
|  |  | 0 dBm | $-1.3 \mathrm{~dB}$ | - | $+13 \mathrm{~dB}$ |
|  |  | $-5 \mathrm{dBm}$ | +1.3dB | - | $-13 \mathrm{~dB}$ |
| 13.5 to 20 GHz | 28 | - 10 dBM | $-1.4 \mathrm{~dB}$ |  | + 14 dB |
|  |  | +5 dBm | $-1.4 \mathrm{~dB}$ | - | +14dB |
|  |  | 0 dBm | $-1.4 \mathrm{~dB}$ | - | $+1.4 \mathrm{~dB}$ |
|  |  | $-5 \mathrm{dBm}$ | $-1.4 d B$ |  | $+14 \mathrm{~dB}$ |
| Power Sweep | 36 | 2.2 GHz | 15 dB |  |  |
| 4-2. OUTPUT AMPLITUDE TEST Option 002 |  |  |  |  |  |
| Maxımum Leveled Power | 19 |  |  |  |  |
| 0.01 to 2.4 GHz |  | $+10 \mathrm{dBm}$ | $+10 \mathrm{dBm}$ |  |  |
| 2.4 to 7.0 GHz |  | +8.5 dBm | +85 dBm | - |  |
| 7.0 to 13.5 GHz |  | $+80 \mathrm{dBm}$ | $+80 \mathrm{dBm}$ |  |  |
| 13.5 to 20 GHz |  | $+7.0 \mathrm{dBm}$ | +70 dBm |  |  |
| Output Power Variation |  |  |  |  |  |
| 001 to 2.4 GHz | 22. | $+100 \mathrm{dBm}$ | 工 |  | $+18 \mathrm{~dB}$ |
| 2.4 to 7.0 GHz |  | +8.5 dBm |  | - | +14dB |
| 7.0 to 13.5 GHz |  | $+8.0 \mathrm{dBm}$ |  | - | $+14 \mathrm{~dB}$ |
| 13.5 to 200 GHz |  | $+7.0 \mathrm{dBm}$ |  | - | $+16 \mathrm{~dB}$ |
| 001 to 20 GHz |  | $+7.0 \mathrm{dBm}$ |  | - | $+18 \mathrm{~dB}$ |

Table 4-10. Performance Test Record (4 of 7)


Table 4-15. Performance Test Record (5 of 7)

| SPECIFICATIONS TESTED Limits | Step | TEST Conditions | LOWER LIMIT | measured VALUE | UPPER LIMIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4-5. SPURIOUS SIGNAL TEST <br> Fundamental Frequency $=2 \mathrm{GHz}$ | 5 | Spur Frequency $=4 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic <br> Spur Frequency $=6 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic <br> Spur Frequency $=8 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic | $\begin{aligned} & >-25 \mathrm{dBc} \\ & >-50 \mathrm{dBC} \\ & >-25 \mathrm{dBc} \\ & >-50 \mathrm{dBc} \\ & >-25 \mathrm{dBC} \\ & >-50 \mathrm{dBc} \end{aligned}$ |  |  |
| Fundamental Frequency $=10 \mathrm{GHz}$ | 5 | Spur Frequency $=5 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic <br> Spur Frequency $=20 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic | $\begin{aligned} & >-25 \mathrm{dBC} \\ & >-50 \mathrm{dBC} \\ & >-25 \mathrm{dBc} \\ & >-50 \mathrm{dBc} \end{aligned}$ |  |  |
| Fundamental Frequency $=15 \mathrm{GHz}$ | 5 | Spur Frequency $=5 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic <br> Spur Frequency $=10 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic | $\begin{aligned} & >-25 \mathrm{dBC} \\ & >-50 \mathrm{dBC} \\ & >-25 \mathrm{dBC} \\ & >-50 \mathrm{dBc} \end{aligned}$ |  |  |
| Fundamental Frequency $=18 \mathrm{GHz}$ | 5 | Spur Frequency $=6 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic <br> Spur Frequency $=12 \mathrm{GHz}$ <br> Harmonic <br> Non-Harmonic | $\begin{aligned} & >-25 \mathrm{dBC} \\ & >-50 \mathrm{dBC} \\ & >-25 \mathrm{dBc} \\ & >-50 \mathrm{dBc} \end{aligned}$ |  |  |

Table 4-15. Performance Test Record (6 of 7)


Table 4-15. Performance Test Record (7 of 7)


Table 4-16. Operation Verification Test Record (1 of 3)


Table 4-16. Operation Verification Test Record (2 of 3)


[^3]Table 4-16 Operation Verification Test Record (3 of 3)


## CHANGE 5

Change 5 documents a Performance Test update.

## INSTRUCTIONS

Replace - Replace the existing manual page(s) with the page(s) provided in this change. These page(s) supersede the existing page(s) in the manual, provided that the senal number prefix of your instrument is the same or higher than the one indicated on this page. To keep your documentation applicable to all versions of instruments, place the superseded page(s) in the MANUAL BACKDATING section of your manual

Replace the following pages:
Title Page
4-19 through 4-22

## HP 83592A <br> RF PLUG-IN (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in having serial number prefix 2645A.

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Print Date: 1 SEPT 1988
Change 1 documents serial number prefix 2718A.
Change 2 documents serial number prefix 2726A.
Change 3 documents serial prefix number 2809A.
Change 4 documents all-serial information.
Change 5 documents all-serial information.
©Copynght HEWLETT-PACKARD COMPANY 1987
1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403 U.S.A.

## 4-6. External Frequency Modulation Test (cont'd)

## 100 Hz Modulation

3. On the sweep oscillator/RF plug-in, press:
[INSTR PRESET]
[CW] [CW value from Table 4-9] [GHz]
[CW FILTER] (light off)
Table 4-9. CW Frequencies for 100 Hz FM Modulation
CW Frequency
(GHz)
5
10
15
4. On the spectrum analyzer, press:
[INSTR PRESET]
[REFERENCE LEVEL] [1] [0] [dBm]
[PEAK SEARCH]
[SIGNAL TRACK] (light on)
[FREQUENCY SPAN] [5] [0] [MHz]
[SIGNAL TRACK] (light Off)
[MAX HOLD]
Note that the spectrum analyzer is now set to $5 \mathrm{MHz} / \mathrm{div}$.
5. On the function generator:

Connect the sine wave output as shown in Figure 4-9.
Press: [FREQ] [1] [0] [0] [Hz]
[AMPTD] [5] [0] [0] [mV] (this is peak-to-peak)
Slowly increase the modulation amplitude until the deviation (displayed on the spectrum analyzer) either stops increasing, or becomes non-symmetrical about the center.
6. On the spectrum analyzer, press [PEAK SEARCH] [VF].
7. Using the analyzer RPG, move the cursor to the other side of the displayed deviation. Record the maximum deviation (from the CRT) on the test record.
8. Disconnect the function generator from the FM input.
9. Change the plug-in configuration switch (A3S1) to Cross-Over Coupled and press [INSTR PRESET]. Repeat steps 3 through 5 for all three CW frequencies in Table 4-9.

Record the maximum deviation for each frequency on the test record.

## 4-6. External Frequency Modulation Test (cont'd)

1, 2, and 10 MHz Modulation
10. On the sweep oscillator, press:
[CW] [CW frequency from Table 4-10] [GHz]
11. On the function generator, press:
[FREQ] [function generator frequency from Table 4-10] [MHz] [AMPTD] [1] [0] [mV]

Table 4-10. CW and Function Generator Frequencies for
1, 2, and 10 MHz Frequency Modulation

| CW Frequency <br> (GHz | Function Generator Frequency |  |  |
| :---: | :---: | :---: | :---: |
| (MHz) |  |  |  |$|$| 5 | 1 | 2 |
| :---: | :---: | :---: |
| 10 | 1 |  |
| 15 | 1 |  |

12. On the spectrum analyzer, press:
[INSTR PRESET]
[REFERENCE LEVEL] [1] [0] [dBm]
[PEAK SEARCH]
[SIGNAL TRACK] (light on)
[FREQUENCY SPAN] [value from Table 4-11] [MHz]
[RES BW] (light on, BW appropriate for frequency span)
[SIGNAL TRACK] (light off)

Table 4-11. Spectrum Analyzer Frequency Span and Resolution Bandwidth

| Modulation <br> Frequency <br> $(\mathrm{MHz})$ | Frequency Span <br> $(\mathbf{M H z})$ | Resolution Bandwidth <br> $\mathbf{( k H z )}$ |
| :---: | :---: | :---: |
|  | 4.5 | 30 |
| 1 | 4.5 | 30 |
| 2 | 10.0 | 100 |
| 10 |  |  |

13. On the function generator, connect the output as shown in Figure 4-9.
14. For a modulation frequency of 1 MHz , go to step 15 .

For a modulation frequency of 2 MHz , go to step 16.
For a modulation frequency of 10 MHz , go to step 17 .

## 4-6. External Frequency Modulation Test (cont'd)

15. (1 MHz) Increase the function generator output amplitude until the first sideband (on either side of the fundamental signal) nulls. Continue increasing the output until the first sideband nulls a second time (typically 700 mV p-p input signal).

NOTE: The fundamental signal nulis twice before the first sideband reaches the second null.
For a $\pm 7 \mathrm{MHz}$ deviation, the first sideband must null twice with a negligible ( $<200 \mathrm{kHz}$ ) frequency shift of the fundamental signal.

For a CW frequency of 5 GHz , repeat steps 11 through 14 for the modulation frequencies of 2 and 10 MHz .

Repeat steps 10 through 14 for the CW frequency of 15 GHz .
16. ( 2 MHz ) Increase the function generator output amplitude until the fundamental signal nulls (typically 500 mV p-p input signal).

For a $\pm 5 \mathrm{MHz}$ deviation, the fundamental signal must null with a negligible ( $<200 \mathrm{kHz}$ ) frequency shift.

Repeat steps 11 through 14 for the modulation frequency of 10 MHz .
17. ( 10 MHz ) Increase the function generator output amplitude until the first sideband is less than 26 dB below the unmodulated fundamental signal (typically 100 mV p-p input signal). If the two visible sidebands are unequal, use the one with the lower amplitude.

For a $\pm 1 \mathrm{MHz}$ deviation, the sideband must be less than 26 dBc with a negligible ( $<200 \mathrm{kHz}$ ) frequency shift of the fundamental signal.

Repeat steps 10 through 14 for the CW frequencies of 10 and 15 GHz .

## 4-7. Square-Wave On/Off Ratio and Symmetry Test

## Description

The on/off ratio is checked on the amplitude axis of a video triggered spectrum analyzer display. The symmetry is checked by calculating the on/off ratio on the frequency axis.


Figure 4-10. Square-Wave On/Off Ratio and Symmetry Test Setup

## Equipment

```Sweep Oscillator MainframeHP 8350
```

Spectrum Analyzer ..... HP 8566B

## Procedure

1. Connect the equipment as shown in Figure 4-10. Turn all instruments on and allow 1 hour warm up.
2. On the sweep oscillator/RF plug-in, press:
[INSTR PRESET]
[CW] [5] [GHz]
3. On the spectrum analyzer, press:
[INSTR PRESET]
[REFERENCE LEVEL] [1] [0] [ +dBm ]
[PEAK SEARCH] [SIGNAL TRACK] (light on)
[RES BW] (light on, 3 MHz )
[FREQUENCY SPAN] [0] [GHz]
[SIGNAL TRACK] (light off)
[FREQUENCY SPAN] [0] [GHz]
[MKR $\rightarrow$ REF LVL]
4. On the sweep oscillator, turn the square wave modulation on.
5. On the spectrum analyzer, press:

TRIGGER: [VIDEO]
For $1 \mathrm{kHz}: \quad$ [SWEEP TIME] [.] [5] [msec]
For 27.8 kHz : [SWEEP TIME] [5] [0] [ $\mu \mathrm{sec}$ ]

## CHANGE 6

Change 6 documents serial number prefix 2836A.
This change documents new A2 and A10 assemblies.

## INSTRUCTIONS

Replace - Replace the existung manual page(s) with the page(s) provided in this change. These page(s) supersede the existing page(s) in the manual. provided that the senal number prefix of your instrument is the same or higher than the one indicated on this page. To keep your documentation applicable to all versions of instruments, place the superseded page(s) in the MANUAL BACKDATING section of your manual.

Add - Add the pages provided in this change packet.
Replace the following pages:
Title Page
6-6a/6-6b
8-53/8-54
A1/A2 Schematic with 41 Schematic and 42 Schematic
8-211/8-212
Al0 Schematic

## Add the following pages:

After page 8-211/8-212. add Figure 8-79a.

## HP 83592A <br> RF PLUG-IN <br> (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plu n having serial number prefix 2645A.

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Print Date: 1 SEPT 1988
Change 1 documents serial number prefix 2718A. Change 2 documents serial number prefix 2726A. Change 3 documents serial prefix number 2809A Change 4 documents all-serial information. Change 5 documents all-serial information.
Change 6 documents serial prefix 2836A.
©Copyright HEWLETT-PACKARD COMPANY 1987 1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403 U.S.A.

When replacing a part, cross-reference it to the following table. If the part does not appear in this table, use the original part number in Table 6-3.



HP P/N 83592-60008

Figure 8-16. A1 Front Panel, Component Locations


HP P/N 83590-60082

Figure 8-17. A2 Front Panel Interface, Component Locations




Figure 8-79. A10 Motherboard, Component Locations


## CHANGE 7

Change 7 documents serial number prefix 2830A.
This change documents changes to the A8 assembly.

## instructions

Replace - Replace the existing manual page(s) with the page(s) provided in this change. These page(s) supersede the existing page(s) in the manual, provided that the senal number prefix of your instrument is the same or higher than the one indicated on this page. To keep your documentation applicable to all versions of instruments, place the superseded page(s) in the MANUAL BACKDATING section of your manual.

## Replace the following pages:

Title Page
6-6a/6-6b
8-189/8-190

## HP 83592A <br> RF PLUG-IN (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in having serial number prefix 2645A.

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Print Date: 1 NOV 1988

| Change | Documents <br> Prefix |  | Change | Documents <br> Prefix | Change | Documents <br> Prefix |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2718A |  | 7 | $2830 A$ |  |  |
| 2 | $2726 A$ |  |  |  |  |  |
| 3 | $2809 A$ |  |  |  |  |  |
| 4 | All serials |  |  |  |  |  |
| 5 | All Serials |  |  |  |  |  |
| 6 | $2836 A$ |  |  |  |  |  |

çCopyright HEWLETT-PACKARD COMPANY
1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403
U.S.A.

When replacing a part, cross-reference it to the following table. If the part does not appear in this table, use the orıginal part number in Table 6-3.



## MANJAL IDENTIFICATION

HP Model Number: HP 83592A
Manual Part Number: 83592-90074 Date Printed: August 1987

## CHANGE 8

Change 8 documents serial number prefix 2911A.
This change documents an improved A8 assembly.

## INSTRUCTIONS

Replace - Replace the existing manual page(s) with the page(s) provided in this change. These page(s) supersede the existing page(s) in the manual, provided that the senal number prefix of your instrument is the same or higher than the one indicated on this page. To keep your documentation applicable to all versions of instruments, place the superseded page(s) in the MANUAL BACKDATING section of your manual.

Replace the following pages:
Title Page
6-6a/6-6b
8-187
8-189/8-190

## HP 83592A <br> RF PLUG-IN <br> (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in havıng serial number prefix 2645A.

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Print Date: 30 MARCH 1989

| Change | Documents <br> Prefix | Change | Documents <br> Prefix | Change | Documents <br> Prefix |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2718 A |  | 7 | 2830 A |  |  |
| 2 | 2726 A |  | 8 | 2911 A |  |  |
| 3 | 2809 A |  |  |  |  |  |
| 4 | All serials |  |  |  |  |  |
| 5 | All Serials |  |  |  |  |  |
| 6 | $2836 A$ |  |  |  |  |  |

Geopyright HEWLETT-PACKARD COMPANY 1987
1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403 U.S.A.

When replacing a part. cross-reference it to the following table. If the part does not appear in this table, use the original part number in Table 6-3.




Figure 8-70. A9 Reference Resistor Component Locations Diagram


## CHANGE 9

## Change 9 documents serial number prefix 2914A.

This change documents an improved A14 Power amplititer.

## INSTRUCTIONS

Replace - Replace the existing manual page(s) with the page(s) provided in this change These pageis) supersede the existung pagets) in the manual. provided that the serial number prefix of your instrument is the same or higher than the one indicated on this page. To keep your documentation applicable to all versions of mstruments. place the superseded page(s) in the MANUAL BACKDATING section of your manual

Replace the following pages.
Title Page

## 8-203

Replace part of - Replace part of the existing manual figure(s) with the partial figurets) provided in this change These partial figure(s) supercede what they replace provided the serial prefin of your instrument is the same or higher than the one indicated on this page

Replace part of the following
Figure 8-76

## HP 83592A <br> RF PLUG-IN <br> (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in having serial number prefix 2645A.

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Print Date: 30 MARCH 1989

| Change | Documents <br> Prefix |  | Change | Documents <br> Prefix | Change | Documents <br> Prefix |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2718 A |  | 7 | 2830 A |  |  |
| 2 | 2726 A |  | $B$ | 2911 A |  |  |
| 3 | $2809 \mathrm{~A}, 2815 \mathrm{~A}$ |  | 9 | 2914 A |  |  |
| 4 | All serials |  |  |  |  |  |
| 5 | All Serials |  |  |  |  |  |
| 6 | 2836 A |  |  |  |  |  |

$\begin{array}{lll}\text { ©COPyright HEWLETT-PACKARD COMPANY } \\ 1400 \text { FOUNTAINGROVE PARKWAY, SANTA ROSA, CA } 95403 & \text { U.S.A. }\end{array}$
1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403 U.S.A.


P/O HP P/N 5086-7441

Figure 8-72. Al2A1 SYTM Bias. Component Locatıons


P/O HP P/N 5086-7337
Figure 8-73. AI3A1 YO Bias, Component Locations


P/O HP P/N 5086-7494

Figure 8.74. A14A1 Power Amplifier Bias, Component Locations (CHANGE 9)


Figure 8-75. A16A1 Modulator/Splitter Bias. Component Locations


## CHANGE 10

This change documents a new A1 assembly for serial prefix number 3010A. The A1 assembly was modified to improve lower level manufacturability. The capacitor was changed to one which is a preferred part.

NOTE: For serial prefixes lower than 3010A, order this new A1 assembly (HP P/N 83592-60148, CD 8) if a replacement assembly is needed. This Al assembly is completely compatible with your instrument version. The previous assembly is no longer available.

## INSTRUCTIONS

- Replace the existing manual title page with the title page provided with this change marked "Change 10. ."
- Replace page 6-6A with the one provided with this change marked "Change 10."
- On page 8-54, figure 8-16, change HP P/N 83592-60008 to 83592-60148.
- On page 8-55, figure 8-18, change Al Front Panel part number 83592-60008 to 83592-60148.
- On page 8-75, figure 8-23, block D, change R1 value to 1470.


## HP 83592A RF PLUG-IN <br> (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in having serial number prefix 2645A.

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Print Date: 12 MARCH 1990

| Change | Documents <br> Prefix | Change | Documents <br> Prefix | Change | Documents <br> Prefix |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $2718 A$ |  | 7 | $2830 A$ |  |  |
| 2 | $2726 A$ | 8 | $2911 A$ |  |  |  |
| 3 | $2809 A, 2815 A$ |  | 9 | $2914 A$ |  |  |
| 4 | All serials |  | 10 | $3010 A$ |  |  |
| 5 | All Serials |  |  |  |  |  |
| 6 | $2836 A$ |  |  |  |  |  |

$$
\begin{array}{lc}
\text { ©Copyright } & 1987 \\
1400 \text { FOUNTAINGROVE PARKWAY, SANTA ROSA, CA } 95403 & \text { U.S.A. }
\end{array}
$$

When replacing a part, cross-reference it to the following table. If the part does not appear in this table, use the original part number in Table 6-3.


## CHANGE 11

## This change documents an improved A14 power amplitier and A14A1 bias assembly.

NOTE: For senal prefixes lower than 30504 order this new Al4 Power Amplifier if a replacement is required The new Al4 assembl, is completely compatible with your instrument The previous assembly is no longer avalable.

## Replace the following pages with the pages provided in this change.

Title page
Page 6-6a/6-6b

## Make the following changes to the manual.

Page 8-204
Delete Figure 8 -74 (bias assembly 15 not separately replaceable)
Page 8-205/8-206
Schematic block A14 Power Amplifier has been modified Inputs and outputs reman the same but internal circuitry has changed A new schematic is not provided since the amplifier is not field reparable

Schematic block A14Al Amplifier Bias has been modified. External connections remain the same but internal circuitry has changed A new schematic is not provided since the amplifier is not field repairable.

## HP 83592A <br> RF PLUG-IN (Including Options 002 and 004)

## SERIAL NUMBERS

This manual applies directly to HP 83592A RF plug-in having serial number prefix 2645A

For additional information about serial numbers, refer to INSTRUMENTS COVERED BY MANUAL in Section 1.

Manual Changes Supplement Prınt Date: DEC 1990

| Change | Documents <br> Prefix | Change | Documents <br> Prefix | Change | Documents <br> Prefix |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $2718 A$ | 7 | $2830 A$ |  |  |
| 2 | $2726 A$ | 8 | $2911 A$ |  | - |
| 3 | $2809 A, 2815 A$ | 9 | $2914 A$ |  |  |
| 4 | All serials | 10 | $3010 A$ |  |  |
| 5 | All Serials | 11 | $3050 A$ |  |  |
| 6 | $2836 A$ |  |  |  |  |


| ©Copyright HEWLETT-PACKARD COMPANY |  |
| :--- | :--- | :--- |
| 1400 FOUNTAINGROVE PARKWAY, SANTA ROSA, CA 95403 | U.S.A. |

When replacing a part, cross-reference it to the following table. If the part does not appear in this table, use the original part number in Table 6-3.



[^0]:    1. Unless otherwise noted, all specifications are at the RF OUTPUT connector and at $0^{\circ}$ to $55^{\circ} \mathrm{C}$.
    2. Accuracy when calibrated with the FREQ CAL adjustment
    3. For temperatures greater than $25^{\circ} \mathrm{C}$, maximum leveled output power typically degrades $01 \mathrm{~dB} /{ }^{\circ} \mathrm{C}$
    4. When RF Output is peaked with PEAK control.
    5. 0.5 dB lower for Option 004
    6. Includes power level variations
    7. Attenuator switch points are every 10 dB starting at -5 dBm indicated power.
    8. Power Sweep and Slope Compensation total must not exceed the specified Power Sweep calibrated range
    9. With Option 002, in power sweep or slope functions, power can exceed the attenuator step by the amount that the Power Sweep calibrated range exceeds 10 dB (i.e., if the calibrated range is 12 dB , power can exceed the attenuator step by 2 dB )
[^1]:    Sweep Oscillator Mainframe HP 8350
    Source Synchronizer . ............................ . . HP 5344S Option 043
    Directional Coupler HP 11691D

[^2]:    1. Unless otherwise noted, all specifications are at the RF OUTPUT connector and at $0^{\circ}$ to $55^{\circ} \mathrm{C}$
    2. Accuracy when calibrated with the FREQ CAL adjustment.
    3. For temperatures greater than $25^{\circ} \mathrm{C}$, maximum leveled output power typically degrades $0.1 \mathrm{~dB} /{ }^{\circ} \mathrm{C}$

    When RF Output is peaked with PEAK control.
    0.5 dB lower for Option 004.
    includes power level variations.
    Attenuator switch points are every 10 dB starting at -5 dBm indicated power
    Power Sweep and Slope Compensation total must not exceed the specified Power Sweep calibrated range
    9 With Option 002, in power sweep or slope functions, power can exceed the attenuator step by the amount that the Power Sweep calibrated range exceeds 10 dB (i.e, if the calibrated range is 12 dB , power can exceed the attenuator step by 2 dB ).

[^3]:    -Specilications listed are for standard instruments Refer to the specification tables for option 002 instruments

